AM64x MCU+ SDK  08.06.00
sdfm_drv.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2023 Texas Instruments Incorporated - https://www.ti.com/
3  *
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions
7  * are met:
8  *
9  * * Redistributions of source code must retain the above copyright
10  * notice, this list of conditions and the following disclaimer.
11  *
12  * * Redistributions in binary form must reproduce the above copyright
13  * notice, this list of conditions and the following disclaimer in the
14  * documentation and/or other materials provided with the
15  * distribution.
16  *
17  * * Neither the name of Texas Instruments Incorporated nor the names of
18  * its contributors may be used to endorse or promote products derived
19  * from this software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32  */
33 
34 #ifndef _SDDF_DRV_H_
35 #define _SDDF_DRV_H_
36 
37 #ifdef __cplusplus
38 extern "C" {
39 #endif
40 
41 #include <drivers/soc.h>
42 
43 
44 
45 /* ========================================================================== */
46 /* Macros */
47 /* ========================================================================== */
48 
49 
51 #define PRU_ICSSG_DRAM0_SLV_RAM ( CSL_PRU_ICSSG0_DRAM0_SLV_RAM_BASE )
52 #define PRU_ICSSG_DRAM1_SLV_RAM ( CSL_PRU_ICSSG0_DRAM1_SLV_RAM_BASE )
53 
55 #define DEF_SD_CH_CTRL_CH_EN ( 0 ) /* default all chs disabled */
56 #define BF_CH_EN_MASK ( 0x1 )
57 #define SDFM_CH_CTRL_CH_EN_BF_CH0_EN_SHIFT ( 0 )
58 #define SDFM_CH_CTRL_CH_EN_BF_CH0_EN_MASK ( BF_CH_EN_MASK << SDFM_CH_CTRL_CH_EN_BF_CH0_EN_SHIFT )
59 #define SDFM_CH_CTRL_CH_EN_BF_CH1_EN_SHIFT ( 1 )
60 #define SDFM_CH_CTRL_CH_EN_BF_CH1_EN_MASK ( BF_CH_EN_MASK << SDFM_CH_CTRL_CH_EN_BF_CH1_EN_SHIFT )
61 #define SDFM_CH_CTRL_CH_EN_BF_CH2_EN_SHIFT ( 2 )
62 #define SDFM_CH_CTRL_CH_EN_BF_CH2_EN_MASK ( BF_CH_EN_MASK << SDFM_CH_CTRL_CH_EN_BF_CH2_EN_SHIFT )
63 #define SDFM_CH_CTRL_CH_EN_BF_CH3_EN_SHIFT ( 3 )
64 #define SDFM_CH_CTRL_CH_EN_BF_CH3_EN_MASK ( BF_CH_EN_MASK << SDFM_CH_CTRL_CH_EN_BF_CH3_EN_SHIFT )
65 #define SDFM_CH_CTRL_CH_EN_BF_CH4_EN_SHIFT ( 4 )
66 #define SDFM_CH_CTRL_CH_EN_BF_CH4_EN_MASK ( BF_CH_EN_MASK << SDFM_CH_CTRL_CH_EN_BF_CH4_EN_SHIFT )
67 #define SDFM_CH_CTRL_CH_EN_BF_CH5_EN_SHIFT ( 5 )
68 #define SDFM_CH_CTRL_CH_EN_BF_CH5_EN_MASK ( BF_CH_EN_MASK << SDFM_CH_CTRL_CH_EN_BF_CH5_EN_SHIFT )
69 #define SDFM_CH_CTRL_CH_EN_BF_CH6_EN_SHIFT ( 6 )
70 #define SDFM_CH_CTRL_CH_EN_BF_CH6_EN_MASK ( BF_CH_EN_MASK << SDFM_CH_CTRL_CH_EN_BF_CH6_EN_SHIFT )
71 #define SDFM_CH_CTRL_CH_EN_BF_CH7_EN_SHIFT ( 7 )
72 #define SDFM_CH_CTRL_CH_EN_BF_CH7_EN_MASK ( BF_CH_EN_MASK << SDFM_CH_CTRL_CH_EN_BF_CH7_EN_SHIFT )
73 #define SDFM_CH_CTRL_CH_EN_BF_CH8_EN_SHIFT ( 8 )
74 #define SDFM_CH_CTRL_CH_EN_BF_CH8_EN_MASK ( BF_CH_EN_MASK << SDFM_CH_CTRL_CH_EN_BF_CH8_EN_SHIFT )
75 #define SDFM_CH_CTRL_CH_EN_BF_CH9_EN_SHIFT ( 9 )
76 #define SDFM_CH_CTRL_CH_EN_BF_CH9_EN_MASK ( BF_CH_EN_MASK << SDFM_CH_CTRL_CH_EN_BF_CH9_EN_SHIFT )
77 #define SDFM_CH_CTRL_CH_EN_SHIFT ( SDFM_CH_CTRL_CH_EN_BF_CH0_EN_SHIFT )
78 #define SDFM_CH_CTRL_CH_EN_MASK \
79  ( SDFM_CH_CTRL_CH_EN_BF_CH0_EN_MASK | \
80  SDFM_CH_CTRL_CH_EN_BF_CH1_EN_MASK | \
81  SDFM_CH_CTRL_CH_EN_BF_CH2_EN_MASK | \
82  SDFM_CH_CTRL_CH_EN_BF_CH3_EN_MASK | \
83  SDFM_CH_CTRL_CH_EN_BF_CH4_EN_MASK | \
84  SDFM_CH_CTRL_CH_EN_BF_CH5_EN_MASK | \
85  SDFM_CH_CTRL_CH_EN_BF_CH6_EN_MASK | \
86  SDFM_CH_CTRL_CH_EN_BF_CH7_EN_MASK | \
87  SDFM_CH_CTRL_CH_EN_BF_CH8_EN_MASK | \
88  SDFM_CH_CTRL_CH_EN_BF_CH9_EN_MASK )
89 
90 #define SDFM_MAIN_FILTER_MASK ( 1 )
91 #define SDFM_MAIN_FILTER_SHIFT ( 0 )
92 
93 #define SDFM_MAIN_INTERRUPT_MASK ( 1 )
94 #define SDFM_MAIN_INTERRUPT_SHIFT ( 1 )
95 
97 #define SDFM_RECFG_REINIT ( SDFM_RECFG_BF_RECFG_REINIT_MASK )
98 
99 #define SDFM_RECFG_CLK ( SDFM_RECFG_BF_RECFG_CLK_MASK )
100 
101 #define SDFM_RECFG_OSR ( SDFM_RECFG_BF_RECFG_OSR_MASK )
102 
103 #define SDFM_RECFG_TRIG_SAMP_TIME ( SDFM_RECFG_BF_RECFG_TRIG_SAMPLE_TIME_MASK )
104 
105 #define SDFM_RECFG_TRIG_SAMP_CNT ( SDFM_RECFG_BF_RECFG_TRIG_SAMPLE_CNT_MASK )
106 
107 #define SDFM_RECFG_CH_EN ( 1<<6 )
108 
109 #define SDFM_RECFG_FD ( SDFM_RECFG_BF_RECFG_FD_MASK )
110 
111 #define SDFM_RECFG_TRIG_OUT_SAMP_BUF ( SDFM_RECFG_BF_RECFG_TRIG_OUT_SAMP_BUF_MASK )
112 
113 #define IEP_DEFAULT_INC 0x1
114 
115 #define CMP0_CNT_EPWM_PRD 0x927C
116 
117 /* SDFM output buffer size in 32-bit words */
118 
119 
120 #define ICSSG_SD_SAMP_CH_BUF_SZ 128
121 #define NUM_CH_SUPPORTED ( 3 )
122 
123 /* ========================================================================== */
124 /* Structures */
125 /* ========================================================================== */
126 
133 typedef struct SDFM_CfgSdClk_s
134 {
136  volatile uint8_t sd_prd_clocks;
138  volatile uint8_t sd_clk_inv;
139 } SDFM_CfgSdClk;
140 
149 typedef struct SDFM_CfgTrigger_s
150 {
152  volatile uint32_t trig_samp_time;
154  volatile uint16_t oc_prd_iep_cnt;
156  volatile uint16_t nc_prd_iep_cnt;
158  volatile uint16_t sample_count;
160 
167 typedef struct SDFM_CfgIep_s
168 {
170  volatile uint8_t iep_inc_value;
171 
173  volatile uint32_t cnt_epwm_prd;
174 
175 }SDFM_CfgIep;
176 
177 
184 typedef struct SDFM_GpioParams_s{
185  volatile uint32_t write_val;
186  volatile uint32_t set_val_addr;
187  volatile uint32_t clr_val_addr;
189 
196 typedef struct SDFM_ChCtrl_s
197 {
199  volatile uint32_t sdfm_ch_id;
201  volatile uint16_t enable_comparator;
203  volatile uint16_t output_data_format;
205  volatile uint16_t reserved1;
207  volatile uint16_t reserved2;
208 
209 } SDFM_ChCtrl;
210 
217 typedef struct SDFM_ClkSourceParms_s
218 {
220  volatile uint32_t clk_source;
222  volatile uint8_t clk_inv;
224 
231 typedef struct SDFM_ThresholdParms_s
232 {
234  volatile uint32_t high_threshold;
236  volatile uint32_t low_threshold;
238  volatile uint32_t reserved3;
240 
247 typedef struct SDFM_Cfg_s
248 {
250  volatile uint8_t ch_id;
252  volatile uint8_t filter_type;
254  volatile uint8_t osr;
258  volatile uint8_t reserved4;
260  volatile uint32_t reserved5;
264  SDFM_GpioParams sdfm_gpio_params[3];
265 } SDFM_Cfg;
266 
274 typedef struct SDFM_Ctrl_s
275 {
277  volatile uint8_t ctrl;
279  volatile uint8_t stat;
280 } SDFM_Ctrl;
281 
282 typedef struct SDFM_Interface_s{
292  SDFM_Cfg sdfm_cfg_ptr[NUM_CH_SUPPORTED];
293  /*<sdfm time sampling interface pointer */
296  volatile uint32_t curr_out_samp_buf[NUM_CH_SUPPORTED];
298 
305 typedef struct SDFM_s {
307  uint8_t pru_id;
308  uint32_t sdfm_clock;
309  uint32_t iep_clock;
310  uint8_t iep_inc;
312 } SDFM;
313 
314 
315 #include "sddf_api.h"
316 
317 #ifdef __cplusplus
318 }
319 #endif
320 
321 #endif
SDFM_ChCtrl::sdfm_ch_id
volatile uint32_t sdfm_ch_id
Definition: sdfm_drv.h:199
SDFM_CfgSdClk::sd_clk_inv
volatile uint8_t sd_clk_inv
Definition: sdfm_drv.h:138
SDFM_CfgIep::iep_inc_value
volatile uint8_t iep_inc_value
Definition: sdfm_drv.h:170
SDFM_Interface::sdfm_cfg_trigger
SDFM_CfgTrigger sdfm_cfg_trigger
Definition: sdfm_drv.h:294
SDFM_ChCtrl::reserved2
volatile uint16_t reserved2
Definition: sdfm_drv.h:207
SDFM_Ctrl::stat
volatile uint8_t stat
Definition: sdfm_drv.h:279
SDFM::iep_clock
uint32_t iep_clock
Definition: sdfm_drv.h:309
SDFM_Cfg
Structure defining SDFM configuration interface.
Definition: sdfm_drv.h:248
SDFM_Cfg::ch_id
volatile uint8_t ch_id
Definition: sdfm_drv.h:250
SDFM_Interface::sdfm_cfg_iep_ptr
SDFM_CfgIep sdfm_cfg_iep_ptr
Definition: sdfm_drv.h:286
SDFM_Cfg::sdfm_clk_parms
SDFM_ClkSourceParms sdfm_clk_parms
Definition: sdfm_drv.h:262
SDFM_Cfg::reserved5
volatile uint32_t reserved5
Definition: sdfm_drv.h:260
SDFM_Interface::sdfm_ctrl
SDFM_Ctrl sdfm_ctrl
Definition: sdfm_drv.h:284
SDFM_CfgTrigger::nc_prd_iep_cnt
volatile uint16_t nc_prd_iep_cnt
Definition: sdfm_drv.h:156
SDFM_ThresholdParms::reserved3
volatile uint32_t reserved3
Definition: sdfm_drv.h:238
SDFM_ChCtrl::enable_comparator
volatile uint16_t enable_comparator
Definition: sdfm_drv.h:201
NUM_CH_SUPPORTED
#define NUM_CH_SUPPORTED
Definition: sdfm_drv.h:121
SDFM::sdfm_clock
uint32_t sdfm_clock
Definition: sdfm_drv.h:308
SDFM_CfgTrigger::oc_prd_iep_cnt
volatile uint16_t oc_prd_iep_cnt
Definition: sdfm_drv.h:154
SDFM_GpioParams
Structure defining SDFM base address and values to toggle GPIO pins.
Definition: sdfm_drv.h:184
SDFM_Cfg::osr
volatile uint8_t osr
Definition: sdfm_drv.h:254
SDFM_GpioParams::clr_val_addr
volatile uint32_t clr_val_addr
Definition: sdfm_drv.h:187
SDFM_Ctrl::ctrl
volatile uint8_t ctrl
Definition: sdfm_drv.h:277
SDFM_CfgTrigger::sample_count
volatile uint16_t sample_count
Definition: sdfm_drv.h:158
SDFM_CfgIep::cnt_epwm_prd
volatile uint32_t cnt_epwm_prd
Definition: sdfm_drv.h:173
SDFM_ThresholdParms
Structure defining SDFM thresholds parametrs.
Definition: sdfm_drv.h:232
SDFM_GpioParams::set_val_addr
volatile uint32_t set_val_addr
Definition: sdfm_drv.h:186
SDFM::p_sdfm_interface
SDFM_Interface * p_sdfm_interface
Definition: sdfm_drv.h:311
SDFM_ClkSourceParms::clk_inv
volatile uint8_t clk_inv
Definition: sdfm_drv.h:222
SDFM_Interface::sdfm_ch_ctrl
SDFM_ChCtrl sdfm_ch_ctrl
Definition: sdfm_drv.h:290
SDFM_CfgTrigger::trig_samp_time
volatile uint32_t trig_samp_time
Definition: sdfm_drv.h:152
SDFM::iep_inc
uint8_t iep_inc
Definition: sdfm_drv.h:310
SDFM_Interface
Definition: sdfm_drv.h:282
SDFM_Cfg::filter_type
volatile uint8_t filter_type
Definition: sdfm_drv.h:252
SDFM_CfgIep
Structure defining SDFM IEP configuration.
Definition: sdfm_drv.h:168
SDFM_CfgSdClk::sd_prd_clocks
volatile uint8_t sd_prd_clocks
Definition: sdfm_drv.h:136
sddf_api.h
SDFM_CfgSdClk
Structure defining SDFM clock configuration parameters.
Definition: sdfm_drv.h:134
SDFM_Cfg::sdfm_threshold_parms
SDFM_ThresholdParms sdfm_threshold_parms
Definition: sdfm_drv.h:256
SDFM_ChCtrl::reserved1
volatile uint16_t reserved1
Definition: sdfm_drv.h:205
SDFM_ClkSourceParms
Structure defining clk source for sdfm ch.
Definition: sdfm_drv.h:218
SDFM_CfgTrigger
Structure defining SDFM triggered mode trigger times.
Definition: sdfm_drv.h:150
SDFM_Ctrl
Structure defining SDFM control fields.
Definition: sdfm_drv.h:275
SDFM_Interface::sd_clk
SDFM_CfgSdClk sd_clk
Definition: sdfm_drv.h:288
SDFM::pru_id
uint8_t pru_id
Definition: sdfm_drv.h:307
SDFM_ChCtrl::output_data_format
volatile uint16_t output_data_format
Definition: sdfm_drv.h:203
SDFM_Cfg::reserved4
volatile uint8_t reserved4
Definition: sdfm_drv.h:258
SDFM
Structure defining SDFM interface.
Definition: sdfm_drv.h:305
SDFM_ThresholdParms::high_threshold
volatile uint32_t high_threshold
Definition: sdfm_drv.h:234
SDFM_ChCtrl
Structure defining SDFM channel control fields.
Definition: sdfm_drv.h:197
SDFM_GpioParams::write_val
volatile uint32_t write_val
Definition: sdfm_drv.h:185
SDFM_ThresholdParms::low_threshold
volatile uint32_t low_threshold
Definition: sdfm_drv.h:236
SDFM_ClkSourceParms::clk_source
volatile uint32_t clk_source
Definition: sdfm_drv.h:220