Go to the source code of this file.
Macros | |
#define | I2C_O_MSA 0x00000000 |
#define | I2C_O_MCS 0x00000004 |
#define | I2C_O_MDR 0x00000008 |
#define | I2C_O_MTPR 0x0000000C |
#define | I2C_O_MIMR 0x00000010 |
#define | I2C_O_MRIS 0x00000014 |
#define | I2C_O_MMIS 0x00000018 |
#define | I2C_O_MICR 0x0000001C |
#define | I2C_O_MCR 0x00000020 |
#define | I2C_O_MCLKOCNT 0x00000024 |
#define | I2C_O_MBMON 0x0000002C |
#define | I2C_O_MBLEN 0x00000030 |
#define | I2C_O_MBCNT 0x00000034 |
#define | I2C_O_SOAR 0x00000800 |
#define | I2C_O_SCSR 0x00000804 |
#define | I2C_O_SDR 0x00000808 |
#define | I2C_O_SIMR 0x0000080C |
#define | I2C_O_SRIS 0x00000810 |
#define | I2C_O_SMIS 0x00000814 |
#define | I2C_O_SICR 0x00000818 |
#define | I2C_O_SOAR2 0x0000081C |
#define | I2C_O_SACKCTL 0x00000820 |
#define | I2C_O_FIFODATA 0x00000F00 |
#define | I2C_O_FIFOCTL 0x00000F04 |
#define | I2C_O_FIFOSTATUS 0x00000F08 |
#define | I2C_O_PP 0x00000FC0 |
#define | I2C_O_PC 0x00000FC4 |
#define | I2C_MSA_SA_M 0x000000FE |
#define | I2C_MSA_RS 0x00000001 |
#define | I2C_MSA_SA_S 1 |
#define | I2C_MCS_ACTDMARX 0x80000000 |
#define | I2C_MCS_ACTDMATX 0x40000000 |
#define | I2C_MCS_CLKTO 0x00000080 |
#define | I2C_MCS_BURST 0x00000040 |
#define | I2C_MCS_BUSBSY 0x00000040 |
#define | I2C_MCS_IDLE 0x00000020 |
#define | I2C_MCS_QCMD 0x00000020 |
#define | I2C_MCS_ARBLST 0x00000010 |
#define | I2C_MCS_HS 0x00000010 |
#define | I2C_MCS_ACK 0x00000008 |
#define | I2C_MCS_DATACK 0x00000008 |
#define | I2C_MCS_ADRACK 0x00000004 |
#define | I2C_MCS_STOP 0x00000004 |
#define | I2C_MCS_ERROR 0x00000002 |
#define | I2C_MCS_START 0x00000002 |
#define | I2C_MCS_RUN 0x00000001 |
#define | I2C_MCS_BUSY 0x00000001 |
#define | I2C_MDR_DATA_M 0x000000FF |
#define | I2C_MDR_DATA_S 0 |
#define | I2C_MTPR_PULSEL_M 0x00070000 |
#define | I2C_MTPR_PULSEL_BYPASS 0x00000000 |
#define | I2C_MTPR_PULSEL_1 0x00010000 |
#define | I2C_MTPR_PULSEL_2 0x00020000 |
#define | I2C_MTPR_PULSEL_3 0x00030000 |
#define | I2C_MTPR_PULSEL_4 0x00040000 |
#define | I2C_MTPR_PULSEL_8 0x00050000 |
#define | I2C_MTPR_PULSEL_16 0x00060000 |
#define | I2C_MTPR_PULSEL_31 0x00070000 |
#define | I2C_MTPR_HS 0x00000080 |
#define | I2C_MTPR_TPR_M 0x0000007F |
#define | I2C_MTPR_TPR_S 0 |
#define | I2C_MIMR_RXFFIM 0x00000800 |
#define | I2C_MIMR_TXFEIM 0x00000400 |
#define | I2C_MIMR_RXIM 0x00000200 |
#define | I2C_MIMR_TXIM 0x00000100 |
#define | I2C_MIMR_ARBLOSTIM 0x00000080 |
#define | I2C_MIMR_STOPIM 0x00000040 |
#define | I2C_MIMR_STARTIM 0x00000020 |
#define | I2C_MIMR_NACKIM 0x00000010 |
#define | I2C_MIMR_DMATXIM 0x00000008 |
#define | I2C_MIMR_DMARXIM 0x00000004 |
#define | I2C_MIMR_CLKIM 0x00000002 |
#define | I2C_MIMR_IM 0x00000001 |
#define | I2C_MRIS_RXFFRIS 0x00000800 |
#define | I2C_MRIS_TXFERIS 0x00000400 |
#define | I2C_MRIS_RXRIS 0x00000200 |
#define | I2C_MRIS_TXRIS 0x00000100 |
#define | I2C_MRIS_ARBLOSTRIS 0x00000080 |
#define | I2C_MRIS_STOPRIS 0x00000040 |
#define | I2C_MRIS_STARTRIS 0x00000020 |
#define | I2C_MRIS_NACKRIS 0x00000010 |
#define | I2C_MRIS_DMATXRIS 0x00000008 |
#define | I2C_MRIS_DMARXRIS 0x00000004 |
#define | I2C_MRIS_CLKRIS 0x00000002 |
#define | I2C_MRIS_RIS 0x00000001 |
#define | I2C_MMIS_RXFFMIS 0x00000800 |
#define | I2C_MMIS_TXFEMIS 0x00000400 |
#define | I2C_MMIS_RXMIS 0x00000200 |
#define | I2C_MMIS_TXMIS 0x00000100 |
#define | I2C_MMIS_ARBLOSTMIS 0x00000080 |
#define | I2C_MMIS_STOPMIS 0x00000040 |
#define | I2C_MMIS_STARTMIS 0x00000020 |
#define | I2C_MMIS_NACKMIS 0x00000010 |
#define | I2C_MMIS_DMATXMIS 0x00000008 |
#define | I2C_MMIS_DMARXMIS 0x00000004 |
#define | I2C_MMIS_CLKMIS 0x00000002 |
#define | I2C_MMIS_MIS 0x00000001 |
#define | I2C_MICR_RXFFIC 0x00000800 |
#define | I2C_MICR_TXFEIC 0x00000400 |
#define | I2C_MICR_RXIC 0x00000200 |
#define | I2C_MICR_TXIC 0x00000100 |
#define | I2C_MICR_ARBLOSTIC 0x00000080 |
#define | I2C_MICR_STOPIC 0x00000040 |
#define | I2C_MICR_STARTIC 0x00000020 |
#define | I2C_MICR_NACKIC 0x00000010 |
#define | I2C_MICR_DMATXIC 0x00000008 |
#define | I2C_MICR_DMARXIC 0x00000004 |
#define | I2C_MICR_CLKIC 0x00000002 |
#define | I2C_MICR_IC 0x00000001 |
#define | I2C_MCR_SFE 0x00000020 |
#define | I2C_MCR_MFE 0x00000010 |
#define | I2C_MCR_LPBK 0x00000001 |
#define | I2C_MCLKOCNT_CNTL_M 0x000000FF |
#define | I2C_MCLKOCNT_CNTL_S 0 |
#define | I2C_MBMON_SDA 0x00000002 |
#define | I2C_MBMON_SCL 0x00000001 |
#define | I2C_MBLEN_CNTL_M 0x000000FF |
#define | I2C_MBLEN_CNTL_S 0 |
#define | I2C_MBCNT_CNTL_M 0x000000FF |
#define | I2C_MBCNT_CNTL_S 0 |
#define | I2C_SOAR_OAR_M 0x0000007F |
#define | I2C_SOAR_OAR_S 0 |
#define | I2C_SCSR_ACTDMARX 0x80000000 |
#define | I2C_SCSR_ACTDMATX 0x40000000 |
#define | I2C_SCSR_QCMDRW 0x00000020 |
#define | I2C_SCSR_QCMDST 0x00000010 |
#define | I2C_SCSR_OAR2SEL 0x00000008 |
#define | I2C_SCSR_FBR 0x00000004 |
#define | I2C_SCSR_RXFIFO 0x00000004 |
#define | I2C_SCSR_TXFIFO 0x00000002 |
#define | I2C_SCSR_TREQ 0x00000002 |
#define | I2C_SCSR_DA 0x00000001 |
#define | I2C_SCSR_RREQ 0x00000001 |
#define | I2C_SDR_DATA_M 0x000000FF |
#define | I2C_SDR_DATA_S 0 |
#define | I2C_SIMR_RXFFIM 0x00000100 |
#define | I2C_SIMR_TXFEIM 0x00000080 |
#define | I2C_SIMR_RXIM 0x00000040 |
#define | I2C_SIMR_TXIM 0x00000020 |
#define | I2C_SIMR_DMATXIM 0x00000010 |
#define | I2C_SIMR_DMARXIM 0x00000008 |
#define | I2C_SIMR_STOPIM 0x00000004 |
#define | I2C_SIMR_STARTIM 0x00000002 |
#define | I2C_SIMR_DATAIM 0x00000001 |
#define | I2C_SRIS_RXFFRIS 0x00000100 |
#define | I2C_SRIS_TXFERIS 0x00000080 |
#define | I2C_SRIS_RXRIS 0x00000040 |
#define | I2C_SRIS_TXRIS 0x00000020 |
#define | I2C_SRIS_DMATXRIS 0x00000010 |
#define | I2C_SRIS_DMARXRIS 0x00000008 |
#define | I2C_SRIS_STOPRIS 0x00000004 |
#define | I2C_SRIS_STARTRIS 0x00000002 |
#define | I2C_SRIS_DATARIS 0x00000001 |
#define | I2C_SMIS_RXFFMIS 0x00000100 |
#define | I2C_SMIS_TXFEMIS 0x00000080 |
#define | I2C_SMIS_RXMIS 0x00000040 |
#define | I2C_SMIS_TXMIS 0x00000020 |
#define | I2C_SMIS_DMATXMIS 0x00000010 |
#define | I2C_SMIS_DMARXMIS 0x00000008 |
#define | I2C_SMIS_STOPMIS 0x00000004 |
#define | I2C_SMIS_STARTMIS 0x00000002 |
#define | I2C_SMIS_DATAMIS 0x00000001 |
#define | I2C_SICR_RXFFIC 0x00000100 |
#define | I2C_SICR_TXFEIC 0x00000080 |
#define | I2C_SICR_RXIC 0x00000040 |
#define | I2C_SICR_TXIC 0x00000020 |
#define | I2C_SICR_DMATXIC 0x00000010 |
#define | I2C_SICR_DMARXIC 0x00000008 |
#define | I2C_SICR_STOPIC 0x00000004 |
#define | I2C_SICR_STARTIC 0x00000002 |
#define | I2C_SICR_DATAIC 0x00000001 |
#define | I2C_SOAR2_OAR2EN 0x00000080 |
#define | I2C_SOAR2_OAR2_M 0x0000007F |
#define | I2C_SOAR2_OAR2_S 0 |
#define | I2C_SACKCTL_ACKOVAL 0x00000002 |
#define | I2C_SACKCTL_ACKOEN 0x00000001 |
#define | I2C_FIFODATA_DATA_M 0x000000FF |
#define | I2C_FIFODATA_DATA_S 0 |
#define | I2C_FIFOCTL_RXASGNMT 0x80000000 |
#define | I2C_FIFOCTL_RXFLUSH 0x40000000 |
#define | I2C_FIFOCTL_DMARXENA 0x20000000 |
#define | I2C_FIFOCTL_RXTRIG_M 0x00070000 |
#define | I2C_FIFOCTL_TXASGNMT 0x00008000 |
#define | I2C_FIFOCTL_TXFLUSH 0x00004000 |
#define | I2C_FIFOCTL_DMATXENA 0x00002000 |
#define | I2C_FIFOCTL_TXTRIG_M 0x00000007 |
#define | I2C_FIFOCTL_RXTRIG_S 16 |
#define | I2C_FIFOCTL_TXTRIG_S 0 |
#define | I2C_FIFOSTATUS_RXABVTRIG 0x00040000 |
#define | I2C_FIFOSTATUS_RXFF 0x00020000 |
#define | I2C_FIFOSTATUS_RXFE 0x00010000 |
#define | I2C_FIFOSTATUS_TXBLWTRIG 0x00000004 |
#define | I2C_FIFOSTATUS_TXFF 0x00000002 |
#define | I2C_FIFOSTATUS_TXFE 0x00000001 |
#define | I2C_PP_HS 0x00000001 |
#define | I2C_PC_HS 0x00000001 |
#define I2C_O_MSA 0x00000000 |
Referenced by I2CMasterSlaveAddrSet().
#define I2C_O_MCS 0x00000004 |
Referenced by I2CMasterBusBusy(), I2CMasterBusy(), I2CMasterControl(), and I2CMasterErr().
#define I2C_O_MDR 0x00000008 |
Referenced by I2CMasterDataGet(), and I2CMasterDataPut().
#define I2C_O_MTPR 0x0000000C |
Referenced by I2CMasterGlitchFilterConfigSet(), and I2CMasterInitExpClk().
#define I2C_O_MIMR 0x00000010 |
Referenced by I2CMasterIntDisable(), I2CMasterIntDisableEx(), I2CMasterIntEnable(), and I2CMasterIntEnableEx().
#define I2C_O_MRIS 0x00000014 |
Referenced by I2CMasterIntStatus(), and I2CMasterIntStatusEx().
#define I2C_O_MMIS 0x00000018 |
Referenced by I2CMasterIntClear(), I2CMasterIntStatus(), and I2CMasterIntStatusEx().
#define I2C_O_MICR 0x0000001C |
Referenced by I2CMasterIntClear(), and I2CMasterIntClearEx().
#define I2C_O_MCR 0x00000020 |
Referenced by I2CLoopbackEnable(), I2CMasterDisable(), I2CMasterEnable(), I2CSlaveDisable(), and I2CSlaveEnable().
#define I2C_O_MCLKOCNT 0x00000024 |
Referenced by I2CMasterTimeoutSet().
#define I2C_O_MBMON 0x0000002C |
Referenced by I2CMasterLineStateGet().
#define I2C_O_MBLEN 0x00000030 |
Referenced by I2CMasterBurstLengthSet().
#define I2C_O_MBCNT 0x00000034 |
Referenced by I2CMasterBurstCountGet().
#define I2C_O_SOAR 0x00000800 |
Referenced by I2CSlaveAddressSet(), and I2CSlaveInit().
#define I2C_O_SCSR 0x00000804 |
Referenced by I2CSlaveDisable(), I2CSlaveEnable(), I2CSlaveFIFODisable(), I2CSlaveFIFOEnable(), and I2CSlaveStatus().
#define I2C_O_SDR 0x00000808 |
Referenced by I2CSlaveDataGet(), and I2CSlaveDataPut().
#define I2C_O_SIMR 0x0000080C |
Referenced by I2CSlaveIntDisable(), I2CSlaveIntDisableEx(), I2CSlaveIntEnable(), and I2CSlaveIntEnableEx().
#define I2C_O_SRIS 0x00000810 |
Referenced by I2CSlaveIntStatus(), and I2CSlaveIntStatusEx().
#define I2C_O_SMIS 0x00000814 |
Referenced by I2CSlaveIntStatus(), and I2CSlaveIntStatusEx().
#define I2C_O_SICR 0x00000818 |
Referenced by I2CSlaveIntClear(), and I2CSlaveIntClearEx().
#define I2C_O_SOAR2 0x0000081C |
Referenced by I2CSlaveAddressSet().
#define I2C_O_SACKCTL 0x00000820 |
Referenced by I2CSlaveACKOverride(), and I2CSlaveACKValueSet().
#define I2C_O_FIFODATA 0x00000F00 |
Referenced by I2CFIFODataGet(), I2CFIFODataGetNonBlocking(), I2CFIFODataPut(), and I2CFIFODataPutNonBlocking().
#define I2C_O_FIFOCTL 0x00000F04 |
Referenced by I2CRxFIFOConfigSet(), I2CRxFIFOFlush(), I2CTxFIFOConfigSet(), and I2CTxFIFOFlush().
#define I2C_O_FIFOSTATUS 0x00000F08 |
Referenced by I2CFIFODataGet(), I2CFIFODataGetNonBlocking(), I2CFIFODataPut(), I2CFIFODataPutNonBlocking(), and I2CFIFOStatus().
#define I2C_O_PP 0x00000FC0 |
Referenced by I2CMasterInitExpClk().
#define I2C_O_PC 0x00000FC4 |
#define I2C_MSA_SA_M 0x000000FE |
#define I2C_MSA_RS 0x00000001 |
#define I2C_MSA_SA_S 1 |
#define I2C_MCS_ACTDMARX 0x80000000 |
#define I2C_MCS_ACTDMATX 0x40000000 |
#define I2C_MCS_CLKTO 0x00000080 |
#define I2C_MCS_BURST 0x00000040 |
#define I2C_MCS_BUSBSY 0x00000040 |
Referenced by I2CMasterBusBusy().
#define I2C_MCS_IDLE 0x00000020 |
#define I2C_MCS_QCMD 0x00000020 |
#define I2C_MCS_ARBLST 0x00000010 |
Referenced by I2CMasterErr().
#define I2C_MCS_HS 0x00000010 |
#define I2C_MCS_ACK 0x00000008 |
#define I2C_MCS_DATACK 0x00000008 |
Referenced by I2CMasterErr().
#define I2C_MCS_ADRACK 0x00000004 |
Referenced by I2CMasterErr().
#define I2C_MCS_STOP 0x00000004 |
#define I2C_MCS_ERROR 0x00000002 |
Referenced by I2CMasterErr().
#define I2C_MCS_START 0x00000002 |
#define I2C_MCS_RUN 0x00000001 |
#define I2C_MCS_BUSY 0x00000001 |
Referenced by I2CMasterBusy(), and I2CMasterErr().
#define I2C_MDR_DATA_M 0x000000FF |
#define I2C_MDR_DATA_S 0 |
#define I2C_MTPR_PULSEL_M 0x00070000 |
#define I2C_MTPR_PULSEL_BYPASS 0x00000000 |
#define I2C_MTPR_PULSEL_1 0x00010000 |
#define I2C_MTPR_PULSEL_2 0x00020000 |
#define I2C_MTPR_PULSEL_3 0x00030000 |
#define I2C_MTPR_PULSEL_4 0x00040000 |
#define I2C_MTPR_PULSEL_8 0x00050000 |
#define I2C_MTPR_PULSEL_16 0x00060000 |
#define I2C_MTPR_PULSEL_31 0x00070000 |
#define I2C_MTPR_HS 0x00000080 |
Referenced by I2CMasterInitExpClk().
#define I2C_MTPR_TPR_M 0x0000007F |
#define I2C_MTPR_TPR_S 0 |
#define I2C_MIMR_RXFFIM 0x00000800 |
#define I2C_MIMR_TXFEIM 0x00000400 |
#define I2C_MIMR_RXIM 0x00000200 |
#define I2C_MIMR_TXIM 0x00000100 |
#define I2C_MIMR_ARBLOSTIM 0x00000080 |
#define I2C_MIMR_STOPIM 0x00000040 |
#define I2C_MIMR_STARTIM 0x00000020 |
#define I2C_MIMR_NACKIM 0x00000010 |
#define I2C_MIMR_DMATXIM 0x00000008 |
#define I2C_MIMR_DMARXIM 0x00000004 |
#define I2C_MIMR_CLKIM 0x00000002 |
#define I2C_MIMR_IM 0x00000001 |
#define I2C_MRIS_RXFFRIS 0x00000800 |
#define I2C_MRIS_TXFERIS 0x00000400 |
#define I2C_MRIS_RXRIS 0x00000200 |
#define I2C_MRIS_TXRIS 0x00000100 |
#define I2C_MRIS_ARBLOSTRIS 0x00000080 |
#define I2C_MRIS_STOPRIS 0x00000040 |
#define I2C_MRIS_STARTRIS 0x00000020 |
#define I2C_MRIS_NACKRIS 0x00000010 |
#define I2C_MRIS_DMATXRIS 0x00000008 |
#define I2C_MRIS_DMARXRIS 0x00000004 |
#define I2C_MRIS_CLKRIS 0x00000002 |
#define I2C_MRIS_RIS 0x00000001 |
#define I2C_MMIS_RXFFMIS 0x00000800 |
#define I2C_MMIS_TXFEMIS 0x00000400 |
#define I2C_MMIS_RXMIS 0x00000200 |
#define I2C_MMIS_TXMIS 0x00000100 |
#define I2C_MMIS_ARBLOSTMIS 0x00000080 |
#define I2C_MMIS_STOPMIS 0x00000040 |
#define I2C_MMIS_STARTMIS 0x00000020 |
#define I2C_MMIS_NACKMIS 0x00000010 |
#define I2C_MMIS_DMATXMIS 0x00000008 |
#define I2C_MMIS_DMARXMIS 0x00000004 |
#define I2C_MMIS_CLKMIS 0x00000002 |
#define I2C_MMIS_MIS 0x00000001 |
#define I2C_MICR_RXFFIC 0x00000800 |
#define I2C_MICR_TXFEIC 0x00000400 |
#define I2C_MICR_RXIC 0x00000200 |
#define I2C_MICR_TXIC 0x00000100 |
#define I2C_MICR_ARBLOSTIC 0x00000080 |
#define I2C_MICR_STOPIC 0x00000040 |
#define I2C_MICR_STARTIC 0x00000020 |
#define I2C_MICR_NACKIC 0x00000010 |
#define I2C_MICR_DMATXIC 0x00000008 |
#define I2C_MICR_DMARXIC 0x00000004 |
#define I2C_MICR_CLKIC 0x00000002 |
#define I2C_MICR_IC 0x00000001 |
Referenced by I2CMasterIntClear().
#define I2C_MCR_SFE 0x00000020 |
Referenced by I2CSlaveDisable(), and I2CSlaveEnable().
#define I2C_MCR_MFE 0x00000010 |
Referenced by I2CMasterDisable(), and I2CMasterEnable().
#define I2C_MCR_LPBK 0x00000001 |
Referenced by I2CLoopbackEnable().
#define I2C_MCLKOCNT_CNTL_M 0x000000FF |
#define I2C_MCLKOCNT_CNTL_S 0 |
#define I2C_MBMON_SDA 0x00000002 |
#define I2C_MBMON_SCL 0x00000001 |
#define I2C_MBLEN_CNTL_M 0x000000FF |
#define I2C_MBLEN_CNTL_S 0 |
#define I2C_MBCNT_CNTL_M 0x000000FF |
#define I2C_MBCNT_CNTL_S 0 |
#define I2C_SOAR_OAR_M 0x0000007F |
#define I2C_SOAR_OAR_S 0 |
#define I2C_SCSR_ACTDMARX 0x80000000 |
#define I2C_SCSR_ACTDMATX 0x40000000 |
#define I2C_SCSR_QCMDRW 0x00000020 |
#define I2C_SCSR_QCMDST 0x00000010 |
#define I2C_SCSR_OAR2SEL 0x00000008 |
#define I2C_SCSR_FBR 0x00000004 |
#define I2C_SCSR_RXFIFO 0x00000004 |
#define I2C_SCSR_TXFIFO 0x00000002 |
#define I2C_SCSR_TREQ 0x00000002 |
#define I2C_SCSR_DA 0x00000001 |
Referenced by I2CSlaveEnable(), I2CSlaveFIFODisable(), and I2CSlaveFIFOEnable().
#define I2C_SCSR_RREQ 0x00000001 |
#define I2C_SDR_DATA_M 0x000000FF |
#define I2C_SDR_DATA_S 0 |
#define I2C_SIMR_RXFFIM 0x00000100 |
#define I2C_SIMR_TXFEIM 0x00000080 |
#define I2C_SIMR_RXIM 0x00000040 |
#define I2C_SIMR_TXIM 0x00000020 |
#define I2C_SIMR_DMATXIM 0x00000010 |
#define I2C_SIMR_DMARXIM 0x00000008 |
#define I2C_SIMR_STOPIM 0x00000004 |
#define I2C_SIMR_STARTIM 0x00000002 |
#define I2C_SIMR_DATAIM 0x00000001 |
#define I2C_SRIS_RXFFRIS 0x00000100 |
#define I2C_SRIS_TXFERIS 0x00000080 |
#define I2C_SRIS_RXRIS 0x00000040 |
#define I2C_SRIS_TXRIS 0x00000020 |
#define I2C_SRIS_DMATXRIS 0x00000010 |
#define I2C_SRIS_DMARXRIS 0x00000008 |
#define I2C_SRIS_STOPRIS 0x00000004 |
#define I2C_SRIS_STARTRIS 0x00000002 |
#define I2C_SRIS_DATARIS 0x00000001 |
#define I2C_SMIS_RXFFMIS 0x00000100 |
#define I2C_SMIS_TXFEMIS 0x00000080 |
#define I2C_SMIS_RXMIS 0x00000040 |
#define I2C_SMIS_TXMIS 0x00000020 |
#define I2C_SMIS_DMATXMIS 0x00000010 |
#define I2C_SMIS_DMARXMIS 0x00000008 |
#define I2C_SMIS_STOPMIS 0x00000004 |
#define I2C_SMIS_STARTMIS 0x00000002 |
#define I2C_SMIS_DATAMIS 0x00000001 |
#define I2C_SICR_RXFFIC 0x00000100 |
#define I2C_SICR_TXFEIC 0x00000080 |
#define I2C_SICR_RXIC 0x00000040 |
#define I2C_SICR_TXIC 0x00000020 |
#define I2C_SICR_DMATXIC 0x00000010 |
#define I2C_SICR_DMARXIC 0x00000008 |
#define I2C_SICR_STOPIC 0x00000004 |
#define I2C_SICR_STARTIC 0x00000002 |
#define I2C_SICR_DATAIC 0x00000001 |
Referenced by I2CSlaveIntClear().
#define I2C_SOAR2_OAR2EN 0x00000080 |
Referenced by I2CSlaveAddressSet().
#define I2C_SOAR2_OAR2_M 0x0000007F |
#define I2C_SOAR2_OAR2_S 0 |
#define I2C_SACKCTL_ACKOVAL 0x00000002 |
Referenced by I2CSlaveACKValueSet().
#define I2C_SACKCTL_ACKOEN 0x00000001 |
Referenced by I2CSlaveACKOverride().
#define I2C_FIFODATA_DATA_M 0x000000FF |
#define I2C_FIFODATA_DATA_S 0 |
#define I2C_FIFOCTL_RXASGNMT 0x80000000 |
#define I2C_FIFOCTL_RXFLUSH 0x40000000 |
Referenced by I2CRxFIFOFlush().
#define I2C_FIFOCTL_DMARXENA 0x20000000 |
#define I2C_FIFOCTL_RXTRIG_M 0x00070000 |
#define I2C_FIFOCTL_TXASGNMT 0x00008000 |
#define I2C_FIFOCTL_TXFLUSH 0x00004000 |
Referenced by I2CTxFIFOFlush().
#define I2C_FIFOCTL_DMATXENA 0x00002000 |
#define I2C_FIFOCTL_TXTRIG_M 0x00000007 |
#define I2C_FIFOCTL_RXTRIG_S 16 |
#define I2C_FIFOCTL_TXTRIG_S 0 |
#define I2C_FIFOSTATUS_RXABVTRIG 0x00040000 |
#define I2C_FIFOSTATUS_RXFF 0x00020000 |
#define I2C_FIFOSTATUS_RXFE 0x00010000 |
Referenced by I2CFIFODataGet(), and I2CFIFODataGetNonBlocking().
#define I2C_FIFOSTATUS_TXBLWTRIG 0x00000004 |
#define I2C_FIFOSTATUS_TXFF 0x00000002 |
Referenced by I2CFIFODataPut(), and I2CFIFODataPutNonBlocking().
#define I2C_FIFOSTATUS_TXFE 0x00000001 |
#define I2C_PP_HS 0x00000001 |
Referenced by I2CMasterInitExpClk().
#define I2C_PC_HS 0x00000001 |