AASRC clocking related parameters and API.
Go to the source code of this file.
Macros | |
#define | AASRC_RXSYNC_PIN_COUNT (4U) |
Maximum number of rxsync pins. More... | |
#define | AASRC_TXSYNC_PIN_COUNT (4U) |
Maximum number of txsync pins. More... | |
#define | AASRC_INPUT_CLOCK_ZONE_COUNT (4U) |
Maximum number of input and output clock zones. More... | |
#define | AASRC_OUTPUT_CLOCK_ZONE_COUNT (4U) |
#define | AASRC_INTERNAL_CLOCK_DIVISOR_MAX_VAL (1U << 14U) |
Maximum number of input and output clock zones. More... | |
#define | AASRC_AUDIO_CLK_FREQUENCY_MAX (216U) |
Maximum supported audio frequency by AASRC. More... | |
#define | AASRC_CLK_RATIO_MAX (16U) |
Maximum clock ration supported by an AASRC channel. More... | |
#define | AASRC_CLK_SRC_MAX_FOR_DIVIDER (96U) |
Maximum clock ration supported by an AASRC channel. More... | |
#define | AASRC_CLOCKZONE_CONTROL_REG_OFFSET (0x00000080U) |
Clock Zone Control Register Offset. More... | |
#define | AASRC_INPUT_CLOCKZONE_CONTROL(x) |
Find base address of Input Clock Zone 'x' Control Register. More... | |
#define | AASRC_OUTPUT_CLOCKZONE_CONTROL(x) |
Find base address of Ouput Clock Zone 'x' Control Register. More... | |
#define | AASRC_CLOCK_RECOVERY_LOOP_RATE_REG_OFFSET (0x00000080U) |
Clock Zone Recovery Loop Register Offset. More... | |
#define | AASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_LO(x) |
Find base address of Input Clock Zone 'x' Recovery Loop Low Register More... | |
#define | AASRC_INPUT_CLOCK_RECOVERY_LOOP_RATE_HI(x) |
Find base address of Input Clock Zone 'x' Recovery Loop High Register More... | |
#define | AASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_LO(x) |
Find base address of Output Clock Zone 'x' Recovery Loop Low Register More... | |
#define | AASRC_OUTPUT_CLOCK_RECOVERY_LOOP_RATE_HI(x) |
Find base address of Output Clock Zone 'x' Recovery Loop High Register More... | |
RxSync Pins | |
#define | AASRC_RXSYNC0_IDX (0U) |
#define | AASRC_RXSYNC1_IDX (1U) |
#define | AASRC_RXSYNC2_IDX (2U) |
#define | AASRC_RXSYNC3_IDX (3U) |
TxSync Pins | |
#define | AASRC_TXSYNC0_IDX (0U) |
#define | AASRC_TXSYNC1_IDX (1U) |
#define | AASRC_TXSYNC2_IDX (2U) |
#define | AASRC_TXSYNC3_IDX (3U) |
Input Clock Zones | |
#define | AASRC_INPUT_CLOCK_ZONE0_IDX (0U) |
#define | AASRC_INPUT_CLOCK_ZONE1_IDX (1U) |
#define | AASRC_INPUT_CLOCK_ZONE2_IDX (2U) |
#define | AASRC_INPUT_CLOCK_ZONE3_IDX (3U) |
Output Clock Zones | |
#define | AASRC_OUTPUT_CLOCK_ZONE0_IDX (0U) |
#define | AASRC_OUTPUT_CLOCK_ZONE1_IDX (1U) |
#define | AASRC_OUTPUT_CLOCK_ZONE2_IDX (2U) |
#define | AASRC_OUTPUT_CLOCK_ZONE3_IDX (3U) |
Functions | |
int32_t | AASRC_ClkZoneRxConfig (uint8_t clockZoneIdx, AASRC_Handle drvHandle) |
AASRC input clock zone configuration. More... | |
int32_t | AASRC_ClkZoneTxConfig (uint8_t clockZoneIdx, AASRC_Handle drvHandle) |
AASRC output clock zone configuration. More... | |
int32_t | AASRC_IsClockZoneRxSettled (AASRC_ChHandle chHandle, bool *isClkSettled) |
Check if the queried AASRC input clock zone is settled. More... | |
int32_t | AASRC_IsClockZoneTxSettled (AASRC_ChHandle chHandle, bool *isClkSettled) |
Check if the queried AASRC output clock zone is settled. More... | |
int32_t | AASRC_GetClkZoneRxFrequency (AASRC_ChHandle chHandle, float *clkFrequency) |
Reads AASRC input clock frequency for a given clock zone. More... | |
int32_t | AASRC_GetClkZoneTxFrequency (AASRC_ChHandle chHandle, float *clkFrequency) |
Reads AASRC output clock frequency for a given clock zone. More... | |