SimpleLink MCU SDK Driver APIs  tidrivers_cc13xx_cc26xx_3_01_01_03
UDMACC26XX.h
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2015-2016, Texas Instruments Incorporated
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions
7  * are met:
8  *
9  * * Redistributions of source code must retain the above copyright
10  * notice, this list of conditions and the following disclaimer.
11  *
12  * * Redistributions in binary form must reproduce the above copyright
13  * notice, this list of conditions and the following disclaimer in the
14  * documentation and/or other materials provided with the distribution.
15  *
16  * * Neither the name of Texas Instruments Incorporated nor the names of
17  * its contributors may be used to endorse or promote products derived
18  * from this software without specific prior written permission.
19  *
20  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
22  * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
23  * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
24  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
25  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
26  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
27  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
28  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
29  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
30  * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31  */
111 #ifndef ti_drivers_UDMACC26XX__include
112 #define ti_drivers_UDMACC26XX__include
113 
114 #ifdef __cplusplus
115 extern "C" {
116 #endif
117 
118 #include <stdint.h>
119 #include <stdbool.h>
120 
121 #include <ti/drivers/Power.h>
123 
124 #ifdef DEVICE_FAMILY
125  #undef DEVICE_FAMILY_PATH
126  #define DEVICE_FAMILY_PATH(x) <ti/devices/DEVICE_FAMILY/x>
127  #include DEVICE_FAMILY_PATH(inc/hw_types.h)
128  #include DEVICE_FAMILY_PATH(driverlib/udma.h)
129 #else
130  #error "You must define DEVICE_FAMILY at the project level as one of cc26x0, cc26x0r2, cc13x0, etc."
131 #endif
132 
142 /* Add DMACC26XX_STATUS_* macros here */
143 
156 /* Add DMACC26XX_CMD_* macros here */
157 
161 #ifndef UDMACC26XX_CONFIG_BASE
162  #define UDMACC26XX_CONFIG_BASE 0x20000400
163 #endif
164 
166 #if(UDMACC26XX_CONFIG_BASE & 0x3FF)
167  #error "Base address for DMA control table 'UDMACC26XX_CONFIG_BASE' must be 1024 bytes aligned."
168 #endif
169 
171 #if defined(__IAR_SYSTEMS_ICC__)
172 #define ALLOCATE_CONTROL_TABLE_ENTRY(ENTRY_NAME, CHANNEL_INDEX) \
173 __no_init static volatile tDMAControlTable ENTRY_NAME @ UDMACC26XX_CONFIG_BASE + CHANNEL_INDEX * sizeof(tDMAControlTable)
174 #elif defined(__TI_COMPILER_VERSION__)
175 #define ALLOCATE_CONTROL_TABLE_ENTRY(ENTRY_NAME, CHANNEL_INDEX) \
176 PRAGMA(LOCATION( ENTRY_NAME , UDMACC26XX_CONFIG_BASE + CHANNEL_INDEX * sizeof(tDMAControlTable) );)\
177 static volatile tDMAControlTable ENTRY_NAME
178 #define PRAGMA(x) _Pragma(#x)
179 #elif defined(__GNUC__)
180 #define ALLOCATE_CONTROL_TABLE_ENTRY(ENTRY_NAME, CHANNEL_INDEX) \
181  extern int UDMACC26XX_ ## ENTRY_NAME ## _is_placed; __attribute__ ((section("."#ENTRY_NAME))) static volatile tDMAControlTable ENTRY_NAME = {&UDMACC26XX_ ## ENTRY_NAME ## _is_placed}
182 #else
183 #error "don't know how to define ALLOCATE_CONTROL_TABLE_ENTRY for this toolchain"
184 #endif
185 
187 #define UDMACC26XX_SET_TRANSFER_SIZE(SIZE) (((SIZE - 1) << UDMA_XFER_SIZE_S) & UDMA_XFER_SIZE_M)
188 
189 #define UDMACC26XX_GET_TRANSFER_SIZE(CONTROL) (((CONTROL & UDMA_XFER_SIZE_M) >> UDMA_XFER_SIZE_S) + 1)
190 
194 typedef struct UDMACC26XX_Object {
195  bool isOpen;
196  ti_sysbios_family_arm_m3_Hwi_Struct hwi;
198 
202 typedef struct UDMACC26XX_HWAttrs {
203  uint32_t baseAddr;
204  PowerCC26XX_Resource powerMngrId;
205  uint8_t intNum;
229  uint8_t intPriority;
231 
235 typedef struct UDMACC26XX_Config {
236  void *object;
237  void const *hwAttrs;
239 
244 
245 /* Extern'd hwiIntFxn */
246 extern void UDMACC26XX_hwiIntFxn(UArg callbacks);
247 
260 __STATIC_INLINE void UDMACC26XX_init(UDMACC26XX_Handle handle)
261 {
263 
264  /* Get the pointer to the object */
265  object = (UDMACC26XX_Object *)(handle->object);
266 
267  /* mark the module as available */
268  object->isOpen = FALSE;
269 }
270 
286 extern UDMACC26XX_Handle UDMACC26XX_open();
287 
301 __STATIC_INLINE void UDMACC26XX_channelEnable(UDMACC26XX_Handle handle, uint32_t channelBitMask)
302 {
304 
305  /* Get the pointer to the hwAttrs */
306  hwAttrs = (UDMACC26XX_HWAttrs *)(handle->hwAttrs);
307 
308  /* Enable DMA channel */
309  HWREG(hwAttrs->baseAddr + UDMA_O_SETCHANNELEN) = channelBitMask;
310 }
311 
330 __STATIC_INLINE bool UDMACC26XX_channelDone(UDMACC26XX_Handle handle, uint32_t channelBitMask)
331 {
333 
334  /* Get the pointer to the hwAttrs */
335  hwAttrs = (UDMACC26XX_HWAttrs *)(handle->hwAttrs);
336 
337  /* Check if REQDONE is set for a specific channel */
338  return (uDMAIntStatus(hwAttrs->baseAddr) & channelBitMask) ? true : false;
339 }
340 
358 __STATIC_INLINE void UDMACC26XX_clearInterrupt(UDMACC26XX_Handle handle, uint32_t channelBitMask)
359 {
361 
362  /* Get the pointer to the hwAttrs and object */
363  hwAttrs = (UDMACC26XX_HWAttrs *)(handle->hwAttrs);
364 
365  /* Clear UDMA done interrupt */
366  uDMAIntClear(hwAttrs->baseAddr, channelBitMask);
367 }
368 
386 __STATIC_INLINE void UDMACC26XX_channelDisable(UDMACC26XX_Handle handle, uint32_t channelBitMask)
387 {
389 
390  /* Get the pointer to the hwAttrs and object */
391  hwAttrs = (UDMACC26XX_HWAttrs *)(handle->hwAttrs);
392 
393  /* disable DMA channel */
394  uDMAChannelDisable(hwAttrs->baseAddr, channelBitMask);
395 }
396 
412 extern void UDMACC26XX_close(UDMACC26XX_Handle handle);
413 
414 #ifdef __cplusplus
415 }
416 #endif
417 
418 #endif /* ti_drivers_UDMACC26XX__include */
bool isOpen
Definition: UDMACC26XX.h:195
PowerCC26XX_Resource powerMngrId
Definition: UDMACC26XX.h:204
void UDMACC26XX_close(UDMACC26XX_Handle handle)
Function to close the DMA driver.
__STATIC_INLINE void UDMACC26XX_clearInterrupt(UDMACC26XX_Handle handle, uint32_t channelBitMask)
Definition: UDMACC26XX.h:358
Power manager interface.
__STATIC_INLINE void UDMACC26XX_channelEnable(UDMACC26XX_Handle handle, uint32_t channelBitMask)
Definition: UDMACC26XX.h:301
uint8_t intNum
Definition: UDMACC26XX.h:205
__STATIC_INLINE void UDMACC26XX_init(UDMACC26XX_Handle handle)
Function to initialize the CC26XX DMA driver.
Definition: UDMACC26XX.h:260
UDMACC26XX Global configuration.
Definition: UDMACC26XX.h:235
Power manager interface for CC26XX/CC13XX.
ti_sysbios_family_arm_m3_Hwi_Struct hwi
Definition: UDMACC26XX.h:196
struct UDMACC26XX_Object UDMACC26XX_Object
UDMACC26XX object.
UDMACC26XX_Handle UDMACC26XX_open()
Function to initialize the CC26XX DMA peripheral.
struct UDMACC26XX_Config UDMACC26XX_Config
UDMACC26XX Global configuration.
UDMACC26XX hardware attributes.
Definition: UDMACC26XX.h:202
void * object
Definition: UDMACC26XX.h:236
uint8_t intPriority
UDMACC26XX error interrupt priority. intPriority is the DMA peripheral's interrupt priority...
Definition: UDMACC26XX.h:229
__STATIC_INLINE void UDMACC26XX_channelDisable(UDMACC26XX_Handle handle, uint32_t channelBitMask)
Definition: UDMACC26XX.h:386
__STATIC_INLINE bool UDMACC26XX_channelDone(UDMACC26XX_Handle handle, uint32_t channelBitMask)
Definition: UDMACC26XX.h:330
uint32_t baseAddr
Definition: UDMACC26XX.h:203
void UDMACC26XX_hwiIntFxn(UArg callbacks)
UDMACC26XX object.
Definition: UDMACC26XX.h:194
struct UDMACC26XX_Config * UDMACC26XX_Handle
A handle that is returned from a UDMACC26XX_open() call.
Definition: UDMACC26XX.h:243
void const * hwAttrs
Definition: UDMACC26XX.h:237
struct UDMACC26XX_HWAttrs UDMACC26XX_HWAttrs
UDMACC26XX hardware attributes.
Copyright 2016, Texas Instruments Incorporated