Go to the source code of this file.
◆ ICSS_INTC_EVENT_0
#define ICSS_INTC_EVENT_0 0 |
ICSSG Interrupt Mapping Defines.
• Events to Channel Mapping • Channel to Host Mapping
PRU_ICSSG_0 & PRU_ICSSG_1 Interrupt Signals:
• All 160 PRU_ICSSG system events are interrupt inputs. System events 64 through 159 are external and are generated from different peripherals. System events 0 through 63 are internal and are generated from internal for PRU_ICSSG sources.
◆ ICSS_INTC_EVENT_1
#define ICSS_INTC_EVENT_1 1 |
◆ ICSS_INTC_EVENT_2
#define ICSS_INTC_EVENT_2 2 |
◆ ICSS_INTC_EVENT_3
#define ICSS_INTC_EVENT_3 3 |
◆ ICSS_INTC_EVENT_4
#define ICSS_INTC_EVENT_4 4 |
◆ ICSS_INTC_EVENT_5
#define ICSS_INTC_EVENT_5 5 |
◆ ICSS_INTC_EVENT_6
#define ICSS_INTC_EVENT_6 6 |
◆ ICSS_INTC_EVENT_7
#define ICSS_INTC_EVENT_7 7 |
◆ ICSS_INTC_EVENT_8
#define ICSS_INTC_EVENT_8 8 |
◆ ICSS_INTC_EVENT_9
#define ICSS_INTC_EVENT_9 9 |
◆ ICSS_INTC_EVENT_10
#define ICSS_INTC_EVENT_10 10 |
◆ ICSS_INTC_EVENT_11
#define ICSS_INTC_EVENT_11 11 |
◆ ICSS_INTC_EVENT_12
#define ICSS_INTC_EVENT_12 12 |
◆ ICSS_INTC_EVENT_13
#define ICSS_INTC_EVENT_13 13 |
◆ ICSS_INTC_EVENT_14
#define ICSS_INTC_EVENT_14 14 |
◆ ICSS_INTC_EVENT_15
#define ICSS_INTC_EVENT_15 15 |
◆ ICSS_INTC_EVENT_16
#define ICSS_INTC_EVENT_16 16 |
◆ ICSS_INTC_EVENT_17
#define ICSS_INTC_EVENT_17 17 |
◆ ICSS_INTC_EVENT_18
#define ICSS_INTC_EVENT_18 18 |
◆ ICSS_INTC_EVENT_19
#define ICSS_INTC_EVENT_19 19 |
◆ ICSS_INTC_EVENT_20
#define ICSS_INTC_EVENT_20 20 |
◆ ICSS_INTC_EVENT_21
#define ICSS_INTC_EVENT_21 21 |
◆ ICSS_INTC_EVENT_22
#define ICSS_INTC_EVENT_22 22 |
◆ ICSS_INTC_EVENT_23
#define ICSS_INTC_EVENT_23 23 |
◆ ICSS_INTC_EVENT_24
#define ICSS_INTC_EVENT_24 24 |
◆ ICSS_INTC_EVENT_25
#define ICSS_INTC_EVENT_25 25 |
◆ ICSS_INTC_EVENT_26
#define ICSS_INTC_EVENT_26 26 |
◆ ICSS_INTC_EVENT_27
#define ICSS_INTC_EVENT_27 27 |
◆ ICSS_INTC_EVENT_28
#define ICSS_INTC_EVENT_28 28 |
◆ ICSS_INTC_EVENT_29
#define ICSS_INTC_EVENT_29 29 |
◆ ICSS_INTC_EVENT_30
#define ICSS_INTC_EVENT_30 30 |
◆ ICSS_INTC_EVENT_31
#define ICSS_INTC_EVENT_31 31 |
◆ ICSS_INTC_EVENT_32
#define ICSS_INTC_EVENT_32 32 |
◆ ICSS_INTC_EVENT_33
#define ICSS_INTC_EVENT_33 33 |
◆ ICSS_INTC_EVENT_34
#define ICSS_INTC_EVENT_34 34 |
◆ ICSS_INTC_EVENT_35
#define ICSS_INTC_EVENT_35 35 |
◆ ICSS_INTC_EVENT_36
#define ICSS_INTC_EVENT_36 36 |
◆ ICSS_INTC_EVENT_37
#define ICSS_INTC_EVENT_37 37 |
◆ ICSS_INTC_EVENT_38
#define ICSS_INTC_EVENT_38 38 |
◆ ICSS_INTC_EVENT_39
#define ICSS_INTC_EVENT_39 39 |
◆ ICSS_INTC_EVENT_40
#define ICSS_INTC_EVENT_40 40 |
◆ ICSS_INTC_EVENT_41
#define ICSS_INTC_EVENT_41 41 |
◆ ICSS_INTC_EVENT_42
#define ICSS_INTC_EVENT_42 42 |
◆ ICSS_INTC_EVENT_43
#define ICSS_INTC_EVENT_43 43 |
◆ ICSS_INTC_EVENT_44
#define ICSS_INTC_EVENT_44 44 |
◆ ICSS_INTC_EVENT_45
#define ICSS_INTC_EVENT_45 45 |
◆ ICSS_INTC_EVENT_46
#define ICSS_INTC_EVENT_46 46 |
◆ ICSS_INTC_EVENT_47
#define ICSS_INTC_EVENT_47 47 |
◆ ICSS_INTC_EVENT_48
#define ICSS_INTC_EVENT_48 48 |
◆ ICSS_INTC_EVENT_49
#define ICSS_INTC_EVENT_49 49 |
◆ ICSS_INTC_EVENT_50
#define ICSS_INTC_EVENT_50 50 |
◆ ICSS_INTC_EVENT_51
#define ICSS_INTC_EVENT_51 51 |
◆ ICSS_INTC_EVENT_52
#define ICSS_INTC_EVENT_52 52 |
◆ ICSS_INTC_EVENT_53
#define ICSS_INTC_EVENT_53 53 |
◆ ICSS_INTC_EVENT_54
#define ICSS_INTC_EVENT_54 54 |
◆ ICSS_INTC_EVENT_55
#define ICSS_INTC_EVENT_55 55 |
◆ ICSS_INTC_EVENT_56
#define ICSS_INTC_EVENT_56 56 |
◆ ICSS_INTC_EVENT_57
#define ICSS_INTC_EVENT_57 57 |
◆ ICSS_INTC_EVENT_58
#define ICSS_INTC_EVENT_58 58 |
◆ ICSS_INTC_EVENT_59
#define ICSS_INTC_EVENT_59 59 |
◆ ICSS_INTC_EVENT_60
#define ICSS_INTC_EVENT_60 60 |
◆ ICSS_INTC_EVENT_61
#define ICSS_INTC_EVENT_61 61 |
◆ ICSS_INTC_EVENT_62
#define ICSS_INTC_EVENT_62 62 |
◆ ICSS_INTC_EVENT_63
#define ICSS_INTC_EVENT_63 63 |
◆ ICSS_INTC_EVENT_64
#define ICSS_INTC_EVENT_64 64 |
◆ ICSS_INTC_EVENT_65
#define ICSS_INTC_EVENT_65 65 |
◆ ICSS_INTC_EVENT_66
#define ICSS_INTC_EVENT_66 66 |
◆ ICSS_INTC_EVENT_67
#define ICSS_INTC_EVENT_67 67 |
◆ ICSS_INTC_EVENT_68
#define ICSS_INTC_EVENT_68 68 |
◆ ICSS_INTC_EVENT_69
#define ICSS_INTC_EVENT_69 69 |
◆ ICSS_INTC_EVENT_70
#define ICSS_INTC_EVENT_70 70 |
◆ ICSS_INTC_EVENT_71
#define ICSS_INTC_EVENT_71 71 |
◆ ICSS_INTC_EVENT_72
#define ICSS_INTC_EVENT_72 72 |
◆ ICSS_INTC_EVENT_73
#define ICSS_INTC_EVENT_73 73 |
◆ ICSS_INTC_EVENT_74
#define ICSS_INTC_EVENT_74 74 |
◆ ICSS_INTC_EVENT_75
#define ICSS_INTC_EVENT_75 75 |
◆ ICSS_INTC_EVENT_76
#define ICSS_INTC_EVENT_76 76 |
◆ ICSS_INTC_EVENT_77
#define ICSS_INTC_EVENT_77 77 |
◆ ICSS_INTC_EVENT_78
#define ICSS_INTC_EVENT_78 78 |
◆ ICSS_INTC_EVENT_79
#define ICSS_INTC_EVENT_79 79 |
◆ ICSS_INTC_EVENT_80
#define ICSS_INTC_EVENT_80 80 |
◆ ICSS_INTC_EVENT_81
#define ICSS_INTC_EVENT_81 81 |
◆ ICSS_INTC_EVENT_82
#define ICSS_INTC_EVENT_82 82 |
◆ ICSS_INTC_EVENT_83
#define ICSS_INTC_EVENT_83 83 |
◆ ICSS_INTC_EVENT_84
#define ICSS_INTC_EVENT_84 84 |
◆ ICSS_INTC_EVENT_85
#define ICSS_INTC_EVENT_85 85 |
◆ ICSS_INTC_EVENT_86
#define ICSS_INTC_EVENT_86 86 |
◆ ICSS_INTC_EVENT_87
#define ICSS_INTC_EVENT_87 87 |
◆ ICSS_INTC_EVENT_88
#define ICSS_INTC_EVENT_88 88 |
◆ ICSS_INTC_EVENT_89
#define ICSS_INTC_EVENT_89 89 |
◆ ICSS_INTC_EVENT_90
#define ICSS_INTC_EVENT_90 90 |
◆ ICSS_INTC_EVENT_91
#define ICSS_INTC_EVENT_91 91 |
◆ ICSS_INTC_EVENT_92
#define ICSS_INTC_EVENT_92 92 |
◆ ICSS_INTC_EVENT_93
#define ICSS_INTC_EVENT_93 93 |
◆ ICSS_INTC_EVENT_94
#define ICSS_INTC_EVENT_94 94 |
◆ ICSS_INTC_EVENT_95
#define ICSS_INTC_EVENT_95 95 |
◆ ICSS_INTC_EVENT_96
#define ICSS_INTC_EVENT_96 96 |
◆ ICSS_INTC_EVENT_97
#define ICSS_INTC_EVENT_97 97 |
◆ ICSS_INTC_EVENT_98
#define ICSS_INTC_EVENT_98 98 |
◆ ICSS_INTC_EVENT_99
#define ICSS_INTC_EVENT_99 99 |
◆ ICSS_INTC_EVENT_100
#define ICSS_INTC_EVENT_100 100 |
◆ ICSS_INTC_EVENT_101
#define ICSS_INTC_EVENT_101 101 |
◆ ICSS_INTC_EVENT_102
#define ICSS_INTC_EVENT_102 102 |
◆ ICSS_INTC_EVENT_103
#define ICSS_INTC_EVENT_103 103 |
◆ ICSS_INTC_EVENT_104
#define ICSS_INTC_EVENT_104 104 |
◆ ICSS_INTC_EVENT_105
#define ICSS_INTC_EVENT_105 105 |
◆ ICSS_INTC_EVENT_106
#define ICSS_INTC_EVENT_106 106 |
◆ ICSS_INTC_EVENT_107
#define ICSS_INTC_EVENT_107 107 |
◆ ICSS_INTC_EVENT_108
#define ICSS_INTC_EVENT_108 108 |
◆ ICSS_INTC_EVENT_109
#define ICSS_INTC_EVENT_109 109 |
◆ ICSS_INTC_EVENT_110
#define ICSS_INTC_EVENT_110 110 |
◆ ICSS_INTC_EVENT_111
#define ICSS_INTC_EVENT_111 111 |
◆ ICSS_INTC_EVENT_112
#define ICSS_INTC_EVENT_112 112 |
◆ ICSS_INTC_EVENT_113
#define ICSS_INTC_EVENT_113 113 |
◆ ICSS_INTC_EVENT_114
#define ICSS_INTC_EVENT_114 114 |
◆ ICSS_INTC_EVENT_115
#define ICSS_INTC_EVENT_115 115 |
◆ ICSS_INTC_EVENT_116
#define ICSS_INTC_EVENT_116 116 |
◆ ICSS_INTC_EVENT_117
#define ICSS_INTC_EVENT_117 117 |
◆ ICSS_INTC_EVENT_118
#define ICSS_INTC_EVENT_118 118 |
◆ ICSS_INTC_EVENT_119
#define ICSS_INTC_EVENT_119 119 |
◆ ICSS_INTC_EVENT_120
#define ICSS_INTC_EVENT_120 120 |
◆ ICSS_INTC_EVENT_121
#define ICSS_INTC_EVENT_121 121 |
◆ ICSS_INTC_EVENT_122
#define ICSS_INTC_EVENT_122 122 |
◆ ICSS_INTC_EVENT_123
#define ICSS_INTC_EVENT_123 123 |
◆ ICSS_INTC_EVENT_124
#define ICSS_INTC_EVENT_124 124 |
◆ ICSS_INTC_EVENT_125
#define ICSS_INTC_EVENT_125 125 |
◆ ICSS_INTC_EVENT_126
#define ICSS_INTC_EVENT_126 126 |
◆ ICSS_INTC_EVENT_127
#define ICSS_INTC_EVENT_127 127 |
◆ ICSS_INTC_EVENT_128
#define ICSS_INTC_EVENT_128 128 |
◆ ICSS_INTC_EVENT_129
#define ICSS_INTC_EVENT_129 129 |
◆ ICSS_INTC_EVENT_130
#define ICSS_INTC_EVENT_130 130 |
◆ ICSS_INTC_EVENT_131
#define ICSS_INTC_EVENT_131 131 |
◆ ICSS_INTC_EVENT_132
#define ICSS_INTC_EVENT_132 132 |
◆ ICSS_INTC_EVENT_133
#define ICSS_INTC_EVENT_133 133 |
◆ ICSS_INTC_EVENT_134
#define ICSS_INTC_EVENT_134 134 |
◆ ICSS_INTC_EVENT_135
#define ICSS_INTC_EVENT_135 135 |
◆ ICSS_INTC_EVENT_136
#define ICSS_INTC_EVENT_136 136 |
◆ ICSS_INTC_EVENT_137
#define ICSS_INTC_EVENT_137 137 |
◆ ICSS_INTC_EVENT_138
#define ICSS_INTC_EVENT_138 138 |
◆ ICSS_INTC_EVENT_139
#define ICSS_INTC_EVENT_139 139 |
◆ ICSS_INTC_EVENT_140
#define ICSS_INTC_EVENT_140 140 |
◆ ICSS_INTC_EVENT_141
#define ICSS_INTC_EVENT_141 141 |
◆ ICSS_INTC_EVENT_142
#define ICSS_INTC_EVENT_142 142 |
◆ ICSS_INTC_EVENT_143
#define ICSS_INTC_EVENT_143 143 |
◆ ICSS_INTC_EVENT_144
#define ICSS_INTC_EVENT_144 144 |
◆ ICSS_INTC_EVENT_145
#define ICSS_INTC_EVENT_145 145 |
◆ ICSS_INTC_EVENT_146
#define ICSS_INTC_EVENT_146 146 |
◆ ICSS_INTC_EVENT_147
#define ICSS_INTC_EVENT_147 147 |
◆ ICSS_INTC_EVENT_148
#define ICSS_INTC_EVENT_148 148 |
◆ ICSS_INTC_EVENT_149
#define ICSS_INTC_EVENT_149 149 |
◆ ICSS_INTC_EVENT_150
#define ICSS_INTC_EVENT_150 150 |
◆ ICSS_INTC_EVENT_151
#define ICSS_INTC_EVENT_151 151 |
◆ ICSS_INTC_EVENT_152
#define ICSS_INTC_EVENT_152 152 |
◆ ICSS_INTC_EVENT_153
#define ICSS_INTC_EVENT_153 153 |
◆ ICSS_INTC_EVENT_154
#define ICSS_INTC_EVENT_154 154 |
◆ ICSS_INTC_EVENT_155
#define ICSS_INTC_EVENT_155 155 |
◆ ICSS_INTC_EVENT_156
#define ICSS_INTC_EVENT_156 156 |
◆ ICSS_INTC_EVENT_157
#define ICSS_INTC_EVENT_157 157 |
◆ ICSS_INTC_EVENT_158
#define ICSS_INTC_EVENT_158 158 |
◆ ICSS_INTC_EVENT_159
#define ICSS_INTC_EVENT_159 159 |
◆ ICSS_INTC_CHANNEL_0
#define ICSS_INTC_CHANNEL_0 0 |
Channel Mapping.
• Any of the 160 internal interrupts can be mapped to any of the 20 channels. • Multiple interrupts can be mapped to a single channel. • An interrupt should not be mapped to more than one channel. • Any of the 20 channels can be mapped to any of the 20 host interrupts. It is recommended to map channel “x” to host interrupt “x”, where x is from 0 to 19. • A channel should not be mapped to more than one host interrupt • For channels mapping to the same host interrupt, lower number channels have higher priority. • For interrupts on same channel, priority is determined by the hardware interrupt number. The lower the interrupt number, the higher the priority
◆ ICSS_INTC_CHANNEL_1
#define ICSS_INTC_CHANNEL_1 1 |
◆ ICSS_INTC_CHANNEL_2
#define ICSS_INTC_CHANNEL_2 2 |
◆ ICSS_INTC_CHANNEL_3
#define ICSS_INTC_CHANNEL_3 3 |
◆ ICSS_INTC_CHANNEL_4
#define ICSS_INTC_CHANNEL_4 4 |
◆ ICSS_INTC_CHANNEL_5
#define ICSS_INTC_CHANNEL_5 5 |
◆ ICSS_INTC_CHANNEL_6
#define ICSS_INTC_CHANNEL_6 6 |
◆ ICSS_INTC_CHANNEL_7
#define ICSS_INTC_CHANNEL_7 7 |
◆ ICSS_INTC_CHANNEL_8
#define ICSS_INTC_CHANNEL_8 8 |
◆ ICSS_INTC_CHANNEL_9
#define ICSS_INTC_CHANNEL_9 9 |
◆ ICSS_INTC_CHANNEL_10
#define ICSS_INTC_CHANNEL_10 10 |
◆ ICSS_INTC_CHANNEL_11
#define ICSS_INTC_CHANNEL_11 11 |
◆ ICSS_INTC_CHANNEL_12
#define ICSS_INTC_CHANNEL_12 12 |
◆ ICSS_INTC_CHANNEL_13
#define ICSS_INTC_CHANNEL_13 13 |
◆ ICSS_INTC_CHANNEL_14
#define ICSS_INTC_CHANNEL_14 14 |
◆ ICSS_INTC_CHANNEL_15
#define ICSS_INTC_CHANNEL_15 15 |
◆ ICSS_INTC_CHANNEL_16
#define ICSS_INTC_CHANNEL_16 16 |
◆ ICSS_INTC_CHANNEL_17
#define ICSS_INTC_CHANNEL_17 17 |
◆ ICSS_INTC_CHANNEL_18
#define ICSS_INTC_CHANNEL_18 18 |
◆ ICSS_INTC_CHANNEL_19
#define ICSS_INTC_CHANNEL_19 19 |
◆ ICSS_INTC_HOST_INTR_0
#define ICSS_INTC_HOST_INTR_0 0 |
Generation of 20 Host Interrupts.
• Host Interrupt 0 is connected to bit 30 in register 31 (R31) of PRU0 and PRU1 in parallel. • Host Interrupt 1 is connected to bit 31 in register 31 (R31) for PRU0 and PRU1 in parallel. • Host Interrupt: 2 through 9 are exported from PRU_ICSSG internal INTC for signaling the device level interrupt controllers (pulse and level provided). • Host Interrupt 10 is connected to bit 30 in register 31 (R31) to both RTU_PRU0 and RTU_PRU1 in parallel. • Host Interrupt 11 is connected to bit 31 in register 31 (R31) to both RTU_PRU0 and RTU_PRU1 in parallel. • Host Interrupts 12 through 19 are connected to each of the 4 Task Managers.
◆ ICSS_INTC_HOST_INTR_1
#define ICSS_INTC_HOST_INTR_1 1 |
◆ ICSS_INTC_HOST_INTR_2
#define ICSS_INTC_HOST_INTR_2 2 |
◆ ICSS_INTC_HOST_INTR_3
#define ICSS_INTC_HOST_INTR_3 3 |
◆ ICSS_INTC_HOST_INTR_4
#define ICSS_INTC_HOST_INTR_4 4 |
◆ ICSS_INTC_HOST_INTR_5
#define ICSS_INTC_HOST_INTR_5 5 |
◆ ICSS_INTC_HOST_INTR_6
#define ICSS_INTC_HOST_INTR_6 6 |
◆ ICSS_INTC_HOST_INTR_7
#define ICSS_INTC_HOST_INTR_7 7 |
◆ ICSS_INTC_HOST_INTR_8
#define ICSS_INTC_HOST_INTR_8 8 |
◆ ICSS_INTC_HOST_INTR_9
#define ICSS_INTC_HOST_INTR_9 9 |
◆ ICSS_INTC_HOST_INTR_10
#define ICSS_INTC_HOST_INTR_10 10 |
◆ ICSS_INTC_HOST_INTR_11
#define ICSS_INTC_HOST_INTR_11 11 |
◆ ICSS_INTC_HOST_INTR_12
#define ICSS_INTC_HOST_INTR_12 12 |
◆ ICSS_INTC_HOST_INTR_13
#define ICSS_INTC_HOST_INTR_13 13 |
◆ ICSS_INTC_HOST_INTR_14
#define ICSS_INTC_HOST_INTR_14 14 |
◆ ICSS_INTC_HOST_INTR_15
#define ICSS_INTC_HOST_INTR_15 15 |
◆ ICSS_INTC_HOST_INTR_16
#define ICSS_INTC_HOST_INTR_16 16 |
◆ ICSS_INTC_HOST_INTR_17
#define ICSS_INTC_HOST_INTR_17 17 |
◆ ICSS_INTC_HOST_INTR_18
#define ICSS_INTC_HOST_INTR_18 18 |
◆ ICSS_INTC_HOST_INTR_19
#define ICSS_INTC_HOST_INTR_19 19 |
◆ ICSS_INTC_HOST_INTR_0_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_0_HOSTEN_MASK 0x00001 |
◆ ICSS_INTC_HOST_INTR_1_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_1_HOSTEN_MASK 0x00002 |
◆ ICSS_INTC_HOST_INTR_2_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_2_HOSTEN_MASK 0x00004 |
◆ ICSS_INTC_HOST_INTR_3_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_3_HOSTEN_MASK 0x00008 |
◆ ICSS_INTC_HOST_INTR_4_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_4_HOSTEN_MASK 0x00010 |
◆ ICSS_INTC_HOST_INTR_5_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_5_HOSTEN_MASK 0x00020 |
◆ ICSS_INTC_HOST_INTR_6_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_6_HOSTEN_MASK 0x00040 |
◆ ICSS_INTC_HOST_INTR_7_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_7_HOSTEN_MASK 0x00080 |
◆ ICSS_INTC_HOST_INTR_8_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_8_HOSTEN_MASK 0x00100 |
◆ ICSS_INTC_HOST_INTR_9_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_9_HOSTEN_MASK 0x00200 |
◆ ICSS_INTC_HOST_INTR_10_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_10_HOSTEN_MASK 0x00400 |
◆ ICSS_INTC_HOST_INTR_11_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_11_HOSTEN_MASK 0x00800 |
◆ ICSS_INTC_HOST_INTR_12_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_12_HOSTEN_MASK 0x01000 |
◆ ICSS_INTC_HOST_INTR_13_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_13_HOSTEN_MASK 0x02000 |
◆ ICSS_INTC_HOST_INTR_14_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_14_HOSTEN_MASK 0x04000 |
◆ ICSS_INTC_HOST_INTR_15_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_15_HOSTEN_MASK 0x08000 |
◆ ICSS_INTC_HOST_INTR_16_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_16_HOSTEN_MASK 0x10000 |
◆ ICSS_INTC_HOST_INTR_17_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_17_HOSTEN_MASK 0x20000 |
◆ ICSS_INTC_HOST_INTR_18_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_18_HOSTEN_MASK 0x40000 |
◆ ICSS_INTC_HOST_INTR_19_HOSTEN_MASK
#define ICSS_INTC_HOST_INTR_19_HOSTEN_MASK 0x80000 |
◆ SYS_EVT_POLARITY_LOW
#define SYS_EVT_POLARITY_LOW 0 |
◆ SYS_EVT_POLARITY_HIGH
#define SYS_EVT_POLARITY_HIGH 1 |
◆ SYS_EVT_TYPE_PULSE
#define SYS_EVT_TYPE_PULSE 0 |
◆ SYS_EVT_TYPE_EDGE
#define SYS_EVT_TYPE_EDGE 1 |