This is DSS documentation specific to J7 SoC
|
file | dss_soc.h |
| DSS Driver J7 SOC specific file.
|
|
◆ DSS_DCTRL_INST_0
#define DSS_DCTRL_INST_0 (0U) |
Display controller instance 0.
◆ DSS_DCTRL_INST_MAX
#define DSS_DCTRL_INST_MAX (1U) |
Maximum number of display driver instances.
◆ DSS_DISP_INST_VID1
Video 1 Pipeline display driver instance number.
◆ DSS_DISP_INST_VIDL1
Video Lite 1 Pipeline display driver instance number.
◆ DSS_DISP_INST_VID2
Video 2 Pipeline display driver instance number.
◆ DSS_DISP_INST_VIDL2
Video Lite 2 Pipeline display driver instance number.
◆ DSS_DISP_INST_MAX
Maximum number of display driver instances.
◆ DSS_DCTRL_NODE_TYPE_INVALID
#define DSS_DCTRL_NODE_TYPE_INVALID ((uint32_t) 0x0U) |
◆ DSS_DCTRL_NODE_TYPE_PIPE
#define DSS_DCTRL_NODE_TYPE_PIPE ((uint32_t) 0x1U) |
◆ DSS_DCTRL_NODE_TYPE_OVERLAY
#define DSS_DCTRL_NODE_TYPE_OVERLAY ((uint32_t) 0x2U) |
◆ DSS_DCTRL_NODE_TYPE_VP
#define DSS_DCTRL_NODE_TYPE_VP ((uint32_t) 0x3U) |
◆ DSS_DCTRL_NODE_TYPE_OUTPUT
#define DSS_DCTRL_NODE_TYPE_OUTPUT ((uint32_t) 0x4U) |
◆ DSS_DCTRL_NODE_INVALID
#define DSS_DCTRL_NODE_INVALID (0x0U) |
◆ DSS_DCTRL_NODE_VID1
#define DSS_DCTRL_NODE_VID1 (0x1U) |
◆ DSS_DCTRL_NODE_VIDL1
#define DSS_DCTRL_NODE_VIDL1 (0x2U) |
◆ DSS_DCTRL_NODE_VID2
#define DSS_DCTRL_NODE_VID2 (0x3U) |
◆ DSS_DCTRL_NODE_VIDL2
#define DSS_DCTRL_NODE_VIDL2 (0x4U) |
◆ DSS_DCTRL_NODE_OVERLAY1
#define DSS_DCTRL_NODE_OVERLAY1 (0x5U) |
◆ DSS_DCTRL_NODE_OVERLAY2
#define DSS_DCTRL_NODE_OVERLAY2 (0x6U) |
◆ DSS_DCTRL_NODE_OVERLAY3
#define DSS_DCTRL_NODE_OVERLAY3 (0x7U) |
◆ DSS_DCTRL_NODE_OVERLAY4
#define DSS_DCTRL_NODE_OVERLAY4 (0x8U) |
◆ DSS_DCTRL_NODE_VP1
#define DSS_DCTRL_NODE_VP1 (0x9U) |
◆ DSS_DCTRL_NODE_VP2
#define DSS_DCTRL_NODE_VP2 (0xAU) |
◆ DSS_DCTRL_NODE_VP3
#define DSS_DCTRL_NODE_VP3 (0xBU) |
◆ DSS_DCTRL_NODE_VP4
#define DSS_DCTRL_NODE_VP4 (0xCU) |
◆ DSS_DCTRL_NODE_DPI_DPI0
#define DSS_DCTRL_NODE_DPI_DPI0 (0xDU) |
◆ DSS_DCTRL_NODE_DPI_DPI1
#define DSS_DCTRL_NODE_DPI_DPI1 (0xEU) |
◆ DSS_DCTRL_NODE_EDP_DPI0
#define DSS_DCTRL_NODE_EDP_DPI0 (0xFU) |
◆ DSS_DCTRL_NODE_EDP_DPI1
#define DSS_DCTRL_NODE_EDP_DPI1 (0x10U) |
◆ DSS_DCTRL_NODE_EDP_DPI2
#define DSS_DCTRL_NODE_EDP_DPI2 (0x11U) |
◆ DSS_DCTRL_NODE_EDP_DPI3
#define DSS_DCTRL_NODE_EDP_DPI3 (0x12U) |
◆ DSS_DCTRL_NODE_DSI_DPI2
#define DSS_DCTRL_NODE_DSI_DPI2 (0x13U) |
◆ DSS_DCTRL_NODE_DISCSYNC0
#define DSS_DCTRL_NODE_DISCSYNC0 (0x14U) |
◆ DSS_DCTRL_NODE_DISCSYNC1
#define DSS_DCTRL_NODE_DISCSYNC1 (0x15U) |
◆ DSS_DCTRL_NODE_WB
#define DSS_DCTRL_NODE_WB (0x16U) |
◆ DSS_DCTRL_MAX_NODES
#define DSS_DCTRL_MAX_NODES (23U) |
Defines maximum number of nodes for allocation including invalid node.
◆ DSS_DCTRL_MAX_EDGES
#define DSS_DCTRL_MAX_EDGES (37U) |
Defines maximum number of edges for allocation. This is derived by looking at all possible DSS connections in the SoC.
DSS Functional Interrupt Number for R5
◆ DSS_FUNC_IRQ_DEFAULT_NUM
#define DSS_FUNC_IRQ_DEFAULT_NUM (52U) |
DSS Safety Interrupt Number for R5.
◆ DSS_SAFE_IRQ_DEFAULT_NUM
#define DSS_SAFE_IRQ_DEFAULT_NUM (54U) |
DSS Functional Interrupt Number for R5.
◆ DSS_SECURE_IRQ_DEFAULT_NUM
#define DSS_SECURE_IRQ_DEFAULT_NUM (56U) |
◆ DSS_EVT_MGR_INST_ID_FUNC
#define DSS_EVT_MGR_INST_ID_FUNC ((uint32_t) 0x00U) |
Instance Id for functional interrupts.
<Instance Id for safety interrupts
◆ DSS_EVT_MGR_INST_ID_SAFETY
#define DSS_EVT_MGR_INST_ID_SAFETY ((uint32_t) 0x01U) |
Instance Id for security interrupts.
◆ DSS_EVT_MGR_INST_ID_SECURITY
#define DSS_EVT_MGR_INST_ID_SECURITY ((uint32_t) 0x02U) |
◆ DSS_EVT_MGR_INST_ID_MAX
#define DSS_EVT_MGR_INST_ID_MAX ((uint32_t) 0x03U) |
◆ DSS_EVT_MGR_INST_ID_INVALID
#define DSS_EVT_MGR_INST_ID_INVALID ((uint32_t) 0xFFU) |
◆ DSS_M2M_WB_PIPELINE_ID_0
DSS M2M/WB pipe-line number available in the SoC.
◆ DSS_M2M_WB_PIPELINE_ID_MAX
◆ DSSM2M_NUM_WB_PIPELINE
◆ DSSM2M_NUM_PIPELINE_TO_USE_IN_M2M_MODE
#define DSSM2M_NUM_PIPELINE_TO_USE_IN_M2M_MODE (1U) |
DSS pipe-lines number available in the SoC for blending in M2M mode.
◆ DSSM2M_NUM_VIRTUAL_CONTEXT
#define DSSM2M_NUM_VIRTUAL_CONTEXT (8U) |
DSS M2M DRV Virtual Context: Number of virtual contexts per DSS M2M pipeline.
◆ Dss_DctrlDpHpdCbFxn
typedef void(* Dss_DctrlDpHpdCbFxn) (uint32_t hpdState, void *appData) |
DP HPD callback function prototype.
- Parameters
-
hpdState | [OUT] HPD state TRUE / FALSE. |
appData | [OUT] Application's private data. |
- Returns
- None.
◆ Dss_dispIsVidInst()
static uint32_t Dss_dispIsVidInst |
( |
uint32_t |
instId | ) |
|
|
inlinestatic |
Check if the display driver instance is of type Video pipeline.
- Parameters
-
instId | [IN]Driver Instance Id. |
- Returns
- TRUE if instance is Video pipeline else returns FALSE.
◆ Dss_dispIsVidLInst()
static uint32_t Dss_dispIsVidLInst |
( |
uint32_t |
instId | ) |
|
|
inlinestatic |
Check if the display driver instance is of type Video lite pipeline.
- Parameters
-
instId | [IN]Driver Instance Id. |
- Returns
- TRUE if instance is Video lite pipeline else returns FALSE.
◆ Dss_irqParamsInit()
◆ Dss_rmInfoInit()
Dss_RmInfo structure init function.
- Parameters
-
- Returns
- None
◆ Dss_dpInitParamsInit()
◆ Dss_socParamsInit()
◆ Dss_dctrlDpHpdCbParamsInit()
◆ Dss_dsiInitParamsInit()