CC23x0r2DriverLibrary
Modules
Here is a list of all modules:
[detail level
1
2
]
CMSIS Core Instruction Interface
CMSIS SIMD Intrinsics
CMSIS Global Defines
▼
Defines and Type Definitions
Type definitions and defines for Cortex-M processor based devices
Status and Control Registers
Core Register type definitions
Nested Vectored Interrupt Controller (NVIC)
Type definitions for the NVIC Registers
System Control Block (SCB)
Type definitions for the System Control Block Registers
System Tick Timer (SysTick)
Type definitions for the System Timer Registers
Core Debug Registers (CoreDebug)
Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0+ header file
Core register bit field macros
Macros for use with bit field definitions (xxx_Pos, xxx_Msk)
Core Definitions
Definitions for base addresses, unions, and structures
▼
Functions and Instructions Reference
CMSIS Core Register Access Functions
NVIC Functions
Functions that manage interrupts and exceptions via the NVIC
FPU Functions
Function that provides FPU type
SysTick Functions
Functions that configure the System
▼
Peripherals
[adc.h] Analog to Digital Converter
[gpio.h] General Purpose I/O
[i2c.h] Inter-Integrated Circuit
[lpcmp.h] Low-Power Comparator
[lrfd.h] Low-Power Radio
[spi.h] Serial Peripheral Interface
[uart.h] Universal Asynchronous Receiver/Transmitter
[udma.h] Micro Direct Memory Access
▼
System Control
[chipinfo.h] Chip Info
[ckmd.h] Clock Management Controller
[clkctl.h] IP Clock Control
[debug.h] Debug
[evtsvt.h] MCU Event Fabric
[flash.h] Flash
[pmctl.h] Power Management Controller
[setup.h] Setup
[ull.h] Ultra Low Leakage (ULL) Clock Domain
▼
System CPU
[cpu.h] CPU
[interrupt.h] Interrupt
[systick.h] System Tick
▼
Software Libraries
[sha256sw.h] SHA2 256/224 SW APIs
SHA2 256/224 SW APIs
[sha2sw_common.h] SHA2 SW Status codes
Status codes returned by the SHA2 SW module
[sha2sw_config.h] SHA2 SW Configuration Options
Build-time configuration options for the SHA2 SW module