CC26xx Driver Library
setup.c File Reference
#include "../inc/hw_types.h"
#include "../inc/hw_memmap.h"
#include "../inc/hw_adi.h"
#include "../inc/hw_adi_2_refsys.h"
#include "../inc/hw_adi_3_refsys.h"
#include "../inc/hw_adi_4_aux.h"
#include "../inc/hw_aon_ioc.h"
#include "../inc/hw_aon_pmctl.h"
#include "../inc/hw_aon_rtc.h"
#include "../inc/hw_ddi_0_osc.h"
#include "../inc/hw_ddi.h"
#include "../inc/hw_ccfg.h"
#include "../inc/hw_fcfg1.h"
#include "../inc/hw_flash.h"
#include "../inc/hw_prcm.h"
#include "../inc/hw_vims.h"
#include "aon_rtc.h"
#include "interrupt.h"
#include "aux_sysif.h"
#include "chipinfo.h"
#include "osc.h"
#include "setup.h"
#include "setup_rom.h"

Macros

#define ADI_4_AUX_O_LPMBIAS   0x0000000E
 
#define ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_M   0x0000003F
 
#define ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_S   0
 
#define ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_M   0x00000038
 
#define ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_S   3
 
#define CPU_DELAY_MICRO_SECONDS(x)   CPUdelay(((uint32_t)((( x ) * 48.0 ) / 5.0 )) - 1 )
 

Functions

static void TrimAfterColdReset (void)
 Trims to be applied when coming from PIN_RESET. More...
 
static void TrimAfterColdResetWakeupFromShutDown (uint32_t ui32Fcfg1Revision)
 Trims to be applied when coming from SHUTDOWN (also called when coming from PIN_RESET). More...
 
static void TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown (void)
 Trims to be applied when coming from POWER_DOWN (also called when coming from SHUTDOWN and PIN_RESET). More...
 
void SetupTrimDevice (void)
 Performs the necessary trim of the device which is not done in ROM boot code. More...
 

Macro Definition Documentation

§ ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_M

#define ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_M   0x00000038

§ ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_S

#define ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_S   3

§ ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_M

#define ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_M   0x0000003F

§ ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_S

#define ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_S   0

§ ADI_4_AUX_O_LPMBIAS

#define ADI_4_AUX_O_LPMBIAS   0x0000000E

§ CPU_DELAY_MICRO_SECONDS

#define CPU_DELAY_MICRO_SECONDS (   x)    CPUdelay(((uint32_t)((( x ) * 48.0 ) / 5.0 )) - 1 )

Function Documentation

§ TrimAfterColdReset()

static void TrimAfterColdReset ( void  )
static

Trims to be applied when coming from PIN_RESET.

Returns
None

Referenced by SetupTrimDevice().

368 {
369  // Currently no specific trim for Cold Reset
370 }

§ TrimAfterColdResetWakeupFromShutDown()

static void TrimAfterColdResetWakeupFromShutDown ( uint32_t  ui32Fcfg1Revision)
static

Trims to be applied when coming from SHUTDOWN (also called when coming from PIN_RESET).

Parameters
ui32Fcfg1Revision
Returns
None

Referenced by SetupTrimDevice().

254 {
255  uint32_t ccfg_ModeConfReg ;
256 
257  // Check in CCFG for alternative DCDC setting
258  if (( HWREG( CCFG_BASE + CCFG_O_SIZE_AND_DIS_FLAGS ) & CCFG_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING ) == 0 ) {
259  // ADI_3_REFSYS:DCDCCTL5[3] (=DITHER_EN) = CCFG_MODE_CONF_1[19] (=ALT_DCDC_DITHER_EN)
260  // ADI_3_REFSYS:DCDCCTL5[2:0](=IPEAK ) = CCFG_MODE_CONF_1[18:16](=ALT_DCDC_IPEAK )
261  // Using a single 4-bit masked write since layout is equal for both source and destination
262  HWREGB( ADI3_BASE + ADI_O_MASK4B + ( ADI_3_REFSYS_O_DCDCCTL5 * 2 )) = ( 0xF0 |
263  ( HWREG( CCFG_BASE + CCFG_O_MODE_CONF_1 ) >> CCFG_MODE_CONF_1_ALT_DCDC_IPEAK_S ));
264  }
265 
266  {
267  // Check if the RCOSC_HF trims have to be reloaded - this is a workaround needed on one specific production lot
268  uint32_t fcfg1MiscTrimReg = HWREG( FCFG1_BASE + FCFG1_O_MISC_TRIM );
269  if (( fcfg1MiscTrimReg & 0x80000000 ) == 0 ) {
270  // Reload the RCOSCHF_CTRIM with the CTRIM found in the FCFG1 shadow register.
271  HWREGB( AUX_DDI0_OSC_BASE + DDI_0_OSC_O_RCOSCHFCTL + 1 ) =
272  ((( HWREG( FCFG1_BASE + FCFG1_O_SHDW_OSC_BIAS_LDO_TRIM ) & FCFG1_SHDW_OSC_BIAS_LDO_TRIM_RCOSCHF_CTRIM_M ) >> FCFG1_SHDW_OSC_BIAS_LDO_TRIM_RCOSCHF_CTRIM_S ) ^ 0xC0 );
273  // Reload the RCOSCHF_FINE_RESISTOR trim with the MISC_TRIM[30:29] (Mask bits in [7:6]=0xC0, Data in [3:2](0xC) (shift(29-2))
274  HWREGB( AUX_DDI0_OSC_BASE + DDI_O_MASK4B + ( DDI_0_OSC_O_ATESTCTL * 2 ) + 2 ) = ( 0xC0 | (( fcfg1MiscTrimReg >> 27 ) & 0xC ));
275  // Set HFCTRIMFRACT_EN
276  HWREG( AUX_DDI0_OSC_BASE + DDI_O_SET + DDI_0_OSC_O_CTL1 ) = DDI_0_OSC_CTL1_RCOSCHFCTRIMFRACT_EN ;
277  }
278  }
279 
280  // Force DCDC to use RCOSC before starting up XOSC.
281  // Clock loss detector does not use XOSC until SCLK_HF actually switches
282  // and thus DCDC is not protected from clock loss on XOSC in that time frame.
283  // The force must be released when the switch to XOSC has happened. This is done
284  // in OSCHfSourceSwitch().
285  HWREG(AUX_DDI0_OSC_BASE + DDI_O_MASK16B + (DDI_0_OSC_O_CTL0 << 1) + 4) = DDI_0_OSC_CTL0_CLK_DCDC_SRC_SEL_M | (DDI_0_OSC_CTL0_CLK_DCDC_SRC_SEL_M >> 16);
286  // Dummy read to ensure that the write has propagated
287  HWREGH(AUX_DDI0_OSC_BASE + DDI_0_OSC_O_CTL0);
288 
289  // read the MODE_CONF register in CCFG
290  ccfg_ModeConfReg = HWREG( CCFG_BASE + CCFG_O_MODE_CONF );
291 
292  // First part of trim done after cold reset and wakeup from shutdown:
293  // -Adjust the VDDR_TRIM_SLEEP value.
294  // -Configure DCDC.
295  SetupAfterColdResetWakeupFromShutDownCfg1( ccfg_ModeConfReg );
296 
297  // Addition to the CC1352 boost mode for HWREV >= 2.0
298  // The combination VDDR_EXT_LOAD=0 and VDDS_BOD_LEVEL=1 is defined to select boost mode
299  if ((( ccfg_ModeConfReg & CCFG_MODE_CONF_VDDR_EXT_LOAD ) == 0 ) &&
300  (( ccfg_ModeConfReg & CCFG_MODE_CONF_VDDS_BOD_LEVEL ) != 0 ) )
301  {
302  // OR in VDDR_BOOST_COMP_BOOST and maintain the other register fields.
303  // On CC13X2, CC26X2, CC13X1 and CC26X1 devices, there are no other
304  // fields in this register. But on CC26X4 and CC13X4 devices, there is
305  // an additional trim field that must not be overwritten.
306  HWREGB( ADI3_BASE + ADI_3_REFSYS_O_DCDCCTL3 ) |= ADI_3_REFSYS_DCDCCTL3_VDDR_BOOST_COMP_BOOST ;
307  }
308 
309  // Second part of trim done after cold reset and wakeup from shutdown:
310  // -Configure XOSC.
311 #if ( CCFG_BASE == CCFG_BASE_DEFAULT )
312  SetupAfterColdResetWakeupFromShutDownCfg2( ui32Fcfg1Revision, ccfg_ModeConfReg );
313 #else
314  NOROM_SetupAfterColdResetWakeupFromShutDownCfg2( ui32Fcfg1Revision, ccfg_ModeConfReg );
315 #endif
316 
317  {
318  uint32_t trimReg ;
319  uint32_t ui32TrimValue ;
320 
321  //--- Propagate the LPM_BIAS trim ---
322  trimReg = HWREG( FCFG1_BASE + FCFG1_O_DAC_BIAS_CNF );
323  ui32TrimValue = (( trimReg & FCFG1_DAC_BIAS_CNF_LPM_TRIM_IOUT_M ) >>
324  FCFG1_DAC_BIAS_CNF_LPM_TRIM_IOUT_S ) ;
325  HWREGB( AUX_ADI4_BASE + ADI_4_AUX_O_LPMBIAS ) = (( ui32TrimValue << ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_S ) &
327  // Set LPM_BIAS_BACKUP_EN according to FCFG1 configuration
328  if ( trimReg & FCFG1_DAC_BIAS_CNF_LPM_BIAS_BACKUP_EN ) {
329  HWREGB( ADI3_BASE + ADI_O_SET + ADI_3_REFSYS_O_AUX_DEBUG ) = ADI_3_REFSYS_AUX_DEBUG_LPM_BIAS_BACKUP_EN;
330  } else {
331  HWREGB( ADI3_BASE + ADI_O_CLR + ADI_3_REFSYS_O_AUX_DEBUG ) = ADI_3_REFSYS_AUX_DEBUG_LPM_BIAS_BACKUP_EN;
332  }
333  // Set LPM_BIAS_WIDTH_TRIM according to FCFG1 configuration
334  {
335  uint32_t widthTrim = (( trimReg & FCFG1_DAC_BIAS_CNF_LPM_BIAS_WIDTH_TRIM_M ) >> FCFG1_DAC_BIAS_CNF_LPM_BIAS_WIDTH_TRIM_S );
336  HWREGH( AUX_ADI4_BASE + ADI_O_MASK8B + ( ADI_4_AUX_O_COMP * 2 )) = // Set LPM_BIAS_WIDTH_TRIM = 3
337  (( ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_M << 8 ) | // Set mask (bits to be written) in [15:8]
338  ( widthTrim << ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_S ) ); // Set value (in correct bit pos) in [7:0]
339  }
340  }
341 
342  // Third part of trim done after cold reset and wakeup from shutdown:
343  // -Configure HPOSC.
344  // -Setup the LF clock.
345 #if ( CCFG_BASE == CCFG_BASE_DEFAULT )
346  SetupAfterColdResetWakeupFromShutDownCfg3( ccfg_ModeConfReg );
347 #else
348  NOROM_SetupAfterColdResetWakeupFromShutDownCfg3( ccfg_ModeConfReg );
349 #endif
350 
351  // Set AUX into power down active mode
353 
354  // Disable EFUSE clock
355  HWREGBITW( FLASH_BASE + FLASH_O_CFG, FLASH_CFG_DIS_EFUSECLK_BITN ) = 1;
356 }
#define ADI_4_AUX_O_LPMBIAS
Definition: setup.c:46
void SetupAfterColdResetWakeupFromShutDownCfg3(uint32_t ccfg_ModeConfReg)
Third part of configuration required after cold reset and when waking up from shutdown.
Definition: setup_rom.c:322
#define ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_S
Definition: setup.c:50
#define ADI_4_AUX_COMP_LPM_BIAS_WIDTH_TRIM_M
Definition: setup.c:49
#define AUX_SYSIF_OPMODE_TARGET_PDA
Definition: aux_sysif.h:97
void SetupAfterColdResetWakeupFromShutDownCfg1(uint32_t ccfg_ModeConfReg)
First part of configuration required after cold reset and when waking up from shutdown.
Definition: setup_rom.c:166
void AUXSYSIFOpModeChange(uint32_t targetOpMode)
Changes the AUX operational mode to the requested target mode.
Definition: aux_sysif.c:66
#define ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_S
Definition: setup.c:48
void SetupAfterColdResetWakeupFromShutDownCfg2(uint32_t ui32Fcfg1Revision, uint32_t ccfg_ModeConfReg)
Second part of configuration required after cold reset and when waking up from shutdown.
Definition: setup_rom.c:221
#define ADI_4_AUX_LPMBIAS_LPM_TRIM_IOUT_M
Definition: setup.c:47
Here is the call graph for this function:

§ TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown()

static void TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown ( void  )
static

Trims to be applied when coming from POWER_DOWN (also called when coming from SHUTDOWN and PIN_RESET).

Returns
None

Referenced by SetupTrimDevice().

238 {
239  // Currently no specific trim for Powerdown
240 }