xWRL6432 MMWAVE-L-SDK
05.01.00.04
cslr_soc_defines.h
Go to the documentation of this file.
1
/*
2
* Copyright (C) 2020 Texas Instruments Incorporated
3
*
4
* Redistribution and use in source and binary forms, with or without
5
* modification, are permitted provided that the following conditions
6
* are met:
7
*
8
* Redistributions of source code must retain the above copyright
9
* notice, this list of conditions and the following disclaimer.
10
*
11
* Redistributions in binary form must reproduce the above copyright
12
* notice, this list of conditions and the following disclaimer in the
13
* documentation and/or other materials provided with the
14
* distribution.
15
*
16
* Neither the name of Texas Instruments Incorporated nor the names of
17
* its contributors may be used to endorse or promote products derived
18
* from this software without specific prior written permission.
19
*
20
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31
*
32
*/
33
34
#ifndef CSLR_SOC_DEFINES_H_
35
#define CSLR_SOC_DEFINES_H_
36
37
/* ========================================================================== */
38
/* Include Files */
39
/* ========================================================================== */
40
41
/* None */
42
43
#ifdef __cplusplus
44
extern
"C"
{
45
#endif
46
47
/* ========================================================================== */
48
/* Macros & Typedefs */
49
/* ========================================================================== */
50
57
#define CSL_CORE_ID_M4FSS0_0 (0U)
58
#define CSL_CORE_ID_MAX (1U)
59
62
#define CSL_APSS_UART_PER_CNT (1U)
63
65
#define CSL_APPSS_MIBSPI_PER_CNT (2U)
66
68
#define CSL_APPSS_I2C_CNT (1U)
69
70
73
//#define SOC_DSP_L1P_BASE (CSL_DSP_L1P_U_BASE)
74
//#define SOC_DSP_L1D_BASE (CSL_DSP_L1D_U_BASE)
75
//#define SOC_DSP_L2_BASE (CSL_DSP_L2_U_BASE)
76
//#define SOC_DSP_ICFG_BASE (CSL_DSP_ICFG_U_BASE - 0x800000U)
77
//TODO
78
79
/*
80
* This represents the maximum supported in a SOC across all instances of EDMA
81
*/
83
#define SOC_EDMA_NUM_DMACH (64U)
84
85
#define SOC_EDMA_NUM_QDMACH (8U)
86
87
#define SOC_EDMA_NUM_PARAMSETS (128U)
88
89
#define SOC_EDMA_NUM_EVQUE (2U)
90
91
#define SOC_EDMA_CHMAPEXIST (1U)
92
93
#define SOC_EDMA_NUM_REGIONS (8)
94
95
#define SOC_EDMA_MEMPROTECT (1U)
96
97
#define MCAN_MSG_RAM_MAX_WORD_COUNT (4352U)
98
99
/* ESM number of groups */
100
#define ESM_NUM_GROUP_MAX (3U)
101
#define ESM_NUM_INTR_PER_GROUP (128U)
102
104
#define EDMA_APPSS_TPCC_A_EVT_SPI1_DMA_RX_REQ0 0
105
107
#define EDMA_APPSS_TPCC_B_EVT_FRAMETIMER_FRAME_START 0
108
#define EDMA_APPSS_TPCC_B_EVT_CHIRP_AVAIL_IRQ 1
109
#define EDMA_APPSS_TPCC_B_EVT_CHIRPTIMER_CHIRP_END 2
110
#define EDMA_APPSS_TPCC_B_EVT_CHIRPTIMER_CHIRP_START 3
111
#define EDMA_APPSS_TPCC_B_EVT_CHIRPTIMER_FRAME_END 4
112
#define EDMA_APPSS_TPCC_B_EVT_ADC_VALID_START 5
113
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ0 6
114
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ1 7
115
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ2 8
116
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ3 9
117
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ4 10
118
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ5 11
119
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ6 12
120
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ7 13
121
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ8 14
122
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ9 15
123
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ10 16
124
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ11 17
125
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ12 18
126
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ13 19
127
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ14 20
128
#define EDMA_APPSS_TPCC_B_EVT_HWA_DMA_REQ15 21
129
#define EDMA_APPSS_TPCC_B_EVT_HWA_LOOP_INT 22
130
#define EDMA_APPSS_TPCC_B_EVT_HWA_PARAMDONE_INT 23
131
#define EDMA_APPSS_TPCC_B_EVT_SPI1_DMA_RX_REQ 24
132
#define EDMA_APPSS_TPCC_B_EVT_SPI1_DMA_TX_REQ 25
133
#define EDMA_APPSS_TPCC_B_EVT_SPI2_DMA_RX_REQ 26
134
#define EDMA_APPSS_TPCC_B_EVT_SPI2_DMA_TX_REQ 27
135
#define EDMA_APPSS_TPCC_B_EVT_FREE_0 28
136
#define EDMA_APPSS_TPCC_B_EVT_FREE_1 29
137
#define EDMA_APPSS_TPCC_B_EVT_FREE_2 30
138
#define EDMA_APPSS_TPCC_B_EVT_FREE_3 31
139
#define EDMA_APPSS_TPCC_B_EVT_FREE_4 32
140
#define EDMA_APPSS_TPCC_B_EVT_FREE_5 33
141
#define EDMA_APPSS_TPCC_B_EVT_FREE_6 34
142
#define EDMA_APPSS_TPCC_B_EVT_FREE_7 35
143
#define EDMA_APPSS_TPCC_B_EVT_FREE_8 36
144
#define EDMA_APPSS_TPCC_B_EVT_FREE_9 37
145
#define EDMA_APPSS_TPCC_B_EVT_FREE_10 38
146
#define EDMA_APPSS_TPCC_B_EVT_FREE_11 39
147
#define EDMA_APPSS_TPCC_B_EVT_FREE_12 40
148
#define EDMA_APPSS_TPCC_B_EVT_FREE_13 41
149
#define EDMA_APPSS_TPCC_B_EVT_FREE_14 42
150
#define EDMA_APPSS_TPCC_B_EVT_FREE_15 43
151
#define EDMA_APPSS_TPCC_B_EVT_FREE_16 44
152
#define EDMA_APPSS_TPCC_B_EVT_FREE_17 45
153
#define EDMA_APPSS_TPCC_B_EVT_FREE_18 46
154
#define EDMA_APPSS_TPCC_B_EVT_FREE_19 47
155
#define EDMA_APPSS_TPCC_B_EVT_FREE_20 48
156
#define EDMA_APPSS_TPCC_B_EVT_FREE_21 49
157
#define EDMA_APPSS_TPCC_B_EVT_FREE_22 50
158
159
#define EDMA_APPSS_TPCC_A_NUM_PARAM_SETS (128U)
160
#define EDMA_APPSS_TPCC_A_NUM_DMA_CHANS (64U)
161
#define EDMA_APPSS_TPCC_A_NUM_TC (2U)
162
163
#define EDMA_APPSS_TPCC_B_NUM_PARAM_SETS (128U)
164
#define EDMA_APPSS_TPCC_B_NUM_DMA_CHANS (64U)
165
#define EDMA_APPSS_TPCC_B_NUM_TC (2U)
166
167
#define EDMA_TPCC_ERRAGG_TPCC_EERINT__POS (0U)
168
#define EDMA_TPCC_INTAGG_TPCC_INTG__POS (0U)
169
#define EDMA_TPCC_ERRAGG_TPTC_MIN_ERR__POS (2U)
/* position of the lowest TC Id, others are higher */
170
171
#define EDMA_APPSS_NUM_CC 4
172
173
#define EDMA_APPSS_MAX_NUM_TC CSL_MAX(EDMA_APPSS_TPCC_A_NUM_TC, \
174
CSL_MAX(EDMA_APPSS_TPCC_B_NUM_TC, \
175
CSL_MAX(EDMA_APPSS_TPCC_C_NUM_TC, \
176
EDMA_RCSS_TPCC_A_NUM_TC)))
177
178
#define EDMA_MSS_NUM_CC 6
179
180
#define EDMA_MSS_MAX_NUM_TC CSL_MAX(EDMA_MSS_TPCC_A_NUM_TC, \
181
CSL_MAX(EDMA_MSS_TPCC_B_NUM_TC, \
182
CSL_MAX(EDMA_APPSS_TPCC_A_NUM_TC, \
183
CSL_MAX(EDMA_APPSS_TPCC_B_NUM_TC, \
184
CSL_MAX(EDMA_APPSS_TPCC_C_NUM_TC, \
185
EDMA_RCSS_TPCC_A_NUM_TC)))))
186
187
/***********************************************************************
188
* Peripheral number of instance definition
189
***********************************************************************/
190
#define HWA_NUM_INSTANCES (1U)
191
193
#define SOC_HWA_NUM_MEM_BANKS (4U)
194
195
#define SOC_HWA_NUM_PARAM_SETS (32U)
196
197
#define SOC_HWA_NUM_DMA_CHANNEL (16U)
198
199
#define SOC_HWA_MEM_SIZE (CSL_APP_HWA_BANK_SIZE * SOC_HWA_NUM_MEM_BANKS)
200
201
/***********************************************************************
202
* HWA Hardware trigger source definitions
203
***********************************************************************/
204
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_0_LINE_END (0U)
205
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_1_LINE_END (1U)
206
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_2_LINE_END (2U)
207
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_3_LINE_END (3U)
208
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_4_LINE_END (4U)
209
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_5_LINE_END (5U)
210
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_6_LINE_END (6U)
211
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_7_LINE_END (7U)
212
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_FRAME_START_0 (8U)
213
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_FRAME_START_1 (9U)
214
215
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_0_LINE_END (10U)
216
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_1_LINE_END (11U)
217
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_2_LINE_END (12U)
218
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_3_LINE_END (13U)
219
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_4_LINE_END (14U)
220
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_5_LINE_END (15U)
221
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_6_LINE_END (16U)
222
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_7_LINE_END (17U)
223
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_FRAME_START_0 (18U)
224
#define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_FRAME_START_1 (19U)
225
226
227
/***********************************************************************
228
* MSS - CLOCK settings
229
***********************************************************************/
230
/* Sys_vclk : 160MHz */
231
#define APPSS_SYS_VCLK 160000000U
232
233
234
/* ========================================================================== */
235
/* Structures and Enums */
236
/* ========================================================================== */
237
239
//#define ADDR_TRANSLATE_CPU_TO_HWA(x) (uint16_t)(((uint32_t)(x) - SOC_XWR18XX_MSS_HWA_MEM0_BASE_ADDRESS) & 0x0000FFFFU)
240
241
242
/* None */
243
244
/* ========================================================================== */
245
/* Global Variables */
246
/* ========================================================================== */
247
248
/* None */
249
250
/* ========================================================================== */
251
/* Function Declarations */
252
/* ========================================================================== */
253
254
/* None */
255
256
#ifdef __cplusplus
257
}
258
#endif
259
260
#endif
/* CSLR_SOC_DEFINES_H_ */
source
drivers
hw_include
xwrL64xx
cslr_soc_defines.h
generated by
1.8.20