|
AM64x MCU+ SDK
08.02.00
|
|
Go to the documentation of this file.
55 #ifndef TISCI_RESASG_TYPES_H
56 #define TISCI_RESASG_TYPES_H
61 #define TISCI_RESASG_TYPE_SHIFT (0x0006U)
65 #define TISCI_RESASG_TYPE_MASK (0xFFC0U)
69 #define TISCI_RESASG_SUBTYPE_SHIFT (0x0000U)
73 #define TISCI_RESASG_SUBTYPE_MASK (0x003FU)
78 #define TISCI_RESASG_UTYPE(type, subtype) \
79 (((type << TISCI_RESASG_TYPE_SHIFT) & TISCI_RESASG_TYPE_MASK) | \
80 ((subtype << TISCI_RESASG_SUBTYPE_SHIFT) & TISCI_RESASG_SUBTYPE_MASK))
85 #define TISCI_RESASG_SUBTYPE_IA_VINT (0x000AU)
86 #define TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_GEVT (0x000BU)
87 #define TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_MEVT (0x000CU)
88 #define TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_SEVT (0x000DU)
89 #define TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_LEVT (0x000EU)
90 #define TISCI_RESASG_SUBTYPE_IA_TIMERMGR_EVT_OES (0x000FU)
91 #define TISCI_RESASG_SUBTYPE_IA_PKTDMA_TX_CHAN_ERROR_OES (0x0010U)
92 #define TISCI_RESASG_SUBTYPE_IA_PKTDMA_TX_FLOW_COMPLETION_OES (0x0011U)
93 #define TISCI_RESASG_SUBTYPE_IA_PKTDMA_RX_CHAN_ERROR_OES (0x0012U)
94 #define TISCI_RESASG_SUBTYPE_IA_PKTDMA_RX_FLOW_COMPLETION_OES (0x0013U)
95 #define TISCI_RESASG_SUBTYPE_IA_PKTDMA_RX_FLOW_STARVATION_OES (0x0014U)
96 #define TISCI_RESASG_SUBTYPE_IA_PKTDMA_RX_FLOW_FIREWALL_OES (0x0015U)
97 #define TISCI_RESASG_SUBTYPE_IA_BCDMA_CHAN_ERROR_OES (0x0016U)
98 #define TISCI_RESASG_SUBTYPE_IA_BCDMA_CHAN_DATA_COMPLETION_OES (0x0017U)
99 #define TISCI_RESASG_SUBTYPE_IA_BCDMA_CHAN_RING_COMPLETION_OES (0x0018U)
100 #define TISCI_RESASG_SUBTYPE_IA_BCDMA_TX_CHAN_ERROR_OES (0x0019U)
101 #define TISCI_RESASG_SUBTYPE_IA_BCDMA_TX_CHAN_DATA_COMPLETION_OES (0x001AU)
102 #define TISCI_RESASG_SUBTYPE_IA_BCDMA_TX_CHAN_RING_COMPLETION_OES (0x001BU)
103 #define TISCI_RESASG_SUBTYPE_IA_BCDMA_RX_CHAN_ERROR_OES (0x001CU)
104 #define TISCI_RESASG_SUBTYPE_IA_BCDMA_RX_CHAN_DATA_COMPLETION_OES (0x001DU)
105 #define TISCI_RESASG_SUBTYPE_IA_BCDMA_RX_CHAN_RING_COMPLETION_OES (0x001EU)
106 #define TISCI_RESASG_SUBTYPES_IA_CNT (0x0015U)
111 #define TISCI_RESASG_SUBTYPE_IR_OUTPUT (0x0000U)
112 #define TISCI_RESASG_SUBTYPES_IR_CNT (0x0001U)
117 #define TISCI_RESASG_SUBTYPE_RA_ERROR_OES (0x0000U)
118 #define TISCI_RESASG_SUBTYPE_RA_VIRTID (0x000AU)
119 #define TISCI_RESASG_SUBTYPE_RA_GENERIC_IPC (0x000CU)
120 #define TISCI_RESASG_SUBTYPE_BCDMA_RING_BLOCK_COPY_CHAN (0x000DU)
121 #define TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_RX_CHAN (0x000EU)
122 #define TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_TX_CHAN (0x000FU)
123 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_TX_CHAN (0x0010U)
124 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_CPSW_TX_CHAN (0x0011U)
125 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_SAUL_TX_0_CHAN (0x0012U)
126 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_SAUL_TX_1_CHAN (0x0013U)
127 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_ICSSG_0_TX_CHAN (0x0014U)
128 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_ICSSG_1_TX_CHAN (0x0015U)
129 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_RX_CHAN (0x0016U)
130 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_CPSW_RX_CHAN (0x0017U)
131 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_SAUL_RX_0_CHAN (0x0018U)
132 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_SAUL_RX_1_CHAN (0x0019U)
133 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_SAUL_RX_2_CHAN (0x001AU)
134 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_SAUL_RX_3_CHAN (0x001BU)
135 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_ICSSG_0_RX_CHAN (0x001CU)
136 #define TISCI_RESASG_SUBTYPE_PKTDMA_RING_ICSSG_1_RX_CHAN (0x001DU)
137 #define TISCI_RESASG_SUBTYPES_RA_CNT (0x0014U)
142 #define TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_TRIGGER (0x0002U)
143 #define TISCI_RESASG_SUBTYPE_UDMAP_GLOBAL_CONFIG (0x0003U)
144 #define TISCI_RESASG_SUBTYPE_BCDMA_BLOCK_COPY_CHAN (0x0020U)
145 #define TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_RX_CHAN (0x0021U)
146 #define TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_TX_CHAN (0x0022U)
147 #define TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_TX_CHAN (0x0023U)
148 #define TISCI_RESASG_SUBTYPE_PKTDMA_CPSW_TX_CHAN (0x0024U)
149 #define TISCI_RESASG_SUBTYPE_PKTDMA_SAUL_TX_0_CHAN (0x0025U)
150 #define TISCI_RESASG_SUBTYPE_PKTDMA_SAUL_TX_1_CHAN (0x0026U)
151 #define TISCI_RESASG_SUBTYPE_PKTDMA_ICSSG_0_TX_CHAN (0x0027U)
152 #define TISCI_RESASG_SUBTYPE_PKTDMA_ICSSG_1_TX_CHAN (0x0028U)
153 #define TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_RX_CHAN (0x0029U)
154 #define TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_UNMAPPED_RX_CHAN (0x002AU)
155 #define TISCI_RESASG_SUBTYPE_PKTDMA_CPSW_RX_CHAN (0x002BU)
156 #define TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_CPSW_RX_CHAN (0x002CU)
157 #define TISCI_RESASG_SUBTYPE_PKTDMA_SAUL_RX_0_CHAN (0x002DU)
158 #define TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_SAUL_RX_0_CHAN (0x002EU)
159 #define TISCI_RESASG_SUBTYPE_PKTDMA_SAUL_RX_1_CHAN (0x002FU)
160 #define TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_SAUL_RX_1_CHAN (0x0030U)
161 #define TISCI_RESASG_SUBTYPE_PKTDMA_SAUL_RX_2_CHAN (0x0031U)
162 #define TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_SAUL_RX_2_CHAN (0x0032U)
163 #define TISCI_RESASG_SUBTYPE_PKTDMA_SAUL_RX_3_CHAN (0x0033U)
164 #define TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_SAUL_RX_3_CHAN (0x0034U)
165 #define TISCI_RESASG_SUBTYPE_PKTDMA_ICSSG_0_RX_CHAN (0x0035U)
166 #define TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_ICSSG_0_RX_CHAN (0x0036U)
167 #define TISCI_RESASG_SUBTYPE_PKTDMA_ICSSG_1_RX_CHAN (0x0037U)
168 #define TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_ICSSG_1_RX_CHAN (0x0038U)
169 #define TISCI_RESASG_SUBTYPES_UDMAP_CNT (0x001BU)
175 #define TISCI_RESASG_UTYPE_CNT 72U
180 #define TISCI_RESASG_ENTRIES_MAX (TISCI_RESASG_UTYPE_CNT * 5U)