AM64x MCU+ SDK  08.02.00
cslr_soc_defines.h File Reference

Go to the source code of this file.

Macros

#define CSL_EPWM_PER_CNT   (9U)
 Number of ePWM instances. More...
 
#define MCAN_MSG_RAM_MAX_WORD_COUNT   (4352U)
 MCAN Maximum Message RAM words. More...
 
Core ID's of core or CPUs present on this SOC

#define CSL_CORE_ID_M4FSS0_0   (0U)
 
#define CSL_CORE_ID_R5FSS0_0   (1U)
 
#define CSL_CORE_ID_R5FSS0_1   (2U)
 
#define CSL_CORE_ID_R5FSS1_0   (3U)
 
#define CSL_CORE_ID_R5FSS1_1   (4U)
 
#define CSL_CORE_ID_A53SS0_0   (5U)
 
#define CSL_CORE_ID_A53SS0_1   (6U)
 
#define CSL_CORE_ID_MAX   (7U)
 

Macro Definition Documentation

◆ CSL_CORE_ID_M4FSS0_0

#define CSL_CORE_ID_M4FSS0_0   (0U)

◆ CSL_CORE_ID_R5FSS0_0

#define CSL_CORE_ID_R5FSS0_0   (1U)

◆ CSL_CORE_ID_R5FSS0_1

#define CSL_CORE_ID_R5FSS0_1   (2U)

◆ CSL_CORE_ID_R5FSS1_0

#define CSL_CORE_ID_R5FSS1_0   (3U)

◆ CSL_CORE_ID_R5FSS1_1

#define CSL_CORE_ID_R5FSS1_1   (4U)

◆ CSL_CORE_ID_A53SS0_0

#define CSL_CORE_ID_A53SS0_0   (5U)

◆ CSL_CORE_ID_A53SS0_1

#define CSL_CORE_ID_A53SS0_1   (6U)

◆ CSL_CORE_ID_MAX

#define CSL_CORE_ID_MAX   (7U)

◆ CSL_EPWM_PER_CNT

#define CSL_EPWM_PER_CNT   (9U)

Number of ePWM instances.

◆ MCAN_MSG_RAM_MAX_WORD_COUNT

#define MCAN_MSG_RAM_MAX_WORD_COUNT   (4352U)

MCAN Maximum Message RAM words.