Introduction

UDMA Low Level Driver AM275x SOC specific file.

Macros
#define	UDMA_NUM_MAPPED_TX_GROUP (4U)
	Number of Mapped TX Group. More...

#define	UDMA_NUM_MAPPED_RX_GROUP (4U)
	Number of Mapped RX Group. More...

#define	UDMA_UTC_START_CH_DRU0 (0U)
	External start channel of DRU0 UTC. More...

#define	UDMA_UTC_NUM_CH_DRU0 (32U)
	Number of channels present in DRU0 UTC. More...

#define	UDMA_UTC_START_THREAD_ID_DRU0 (0x8000U \| 0x4800U)
	Start thread ID of DRU0 UTC. More...

#define	UDMA_UTC_START_CH_VPAC_TC0 (CSL_PSILCFG_DMSS_MAIN_VPAC_TC0_CC_PSILS_THREAD_OFFSET - CSL_PSILCFG_DMSS_MAIN_MSMC0_PSILS_THREAD_OFFSET)
	External start channel of VPAC TC0 UTC. More...

#define	UDMA_UTC_NUM_CH_VPAC_TC0 (CSL_PSILCFG_DMSS_MAIN_VPAC_TC0_CC_PSILS_THREAD_CNT)
	Number of channels present in VPAC TC0 UTC. More...

#define	UDMA_UTC_START_THREAD_ID_VPAC_TC0 (CSL_PSILCFG_DMSS_MAIN_VPAC_TC0_CC_PSILD_THREAD_OFFSET)
	Start thread ID of VPAC TC0 UTC. More...

#define	UDMA_UTC_BASE_DRU0 (CSL_C7X256V0_DRU_BASE)
	DRU0 UTC baseaddress. More...

#define	UDMA_UTC_BASE_DRU1 (CSL_C7X256V1_DRU_BASE)

#define	UDMA_RM_NUM_SHARED_RES (2U)
	Total number of shared resources - Global_Event/IR Intr. More...

#define	UDMA_RM_SHARED_RES_MAX_INST (UDMA_NUM_CORE)
	Maximum no.of instances to split a shared resource. This should be max(UDMA_NUM_CORE,UDMA_NUM_INST_ID) More...

#define	UDMA_PSIL_DEST_THREAD_OFFSET (0x8000U)
	Destination thread offset. More...

#define	UDMA_C7X_CORE_INTR_OFFSET (52U)

#define	UDMA_C7X_CORE_NUM_INTR (10U)

#define	UDMA_VINT_CLEC_OFFSET (256U - 64)

UDMA Instance ID specific to SOC
UDMA instance ID - BCDMA/PKTDMA
#define	UDMA_INST_ID_BCDMA_0 (UDMA_INST_ID_2)
	BCDMA instance. More...

#define	UDMA_INST_ID_PKTDMA_0 (UDMA_INST_ID_3)
	PKTDMA instance. More...

#define	UDMA_INST_ID_START (UDMA_INST_ID_2)
	Start of UDMA instance. More...

#define	UDMA_INST_ID_MAX (UDMA_INST_ID_3)
	Maximum number of UDMA instance. More...

#define	UDMA_NUM_INST_ID (UDMA_INST_ID_MAX - UDMA_INST_ID_START + 1U)
	Total number of UDMA instances. More...

UDMA SOC Configuration
UDMA Soc Cfg - Flags to indicate the presnce of various SOC specific modules.
#define	UDMA_SOC_CFG_LCDMA_PRESENT (1U)
	Flag to indicate LCDMA module is present or not in the SOC. More...

#define	UDMA_SOC_CFG_RA_LCDMA_PRESENT (1U)
	Flag to indicate LCDMA RA is present or not in the SOC. More...

#define	UDMA_SOC_CFG_UDMAP_PRESENT (0U)

#define	UDMA_SOC_CFG_PROXY_PRESENT (0U)
	Flag to indicate Proxy is present or not in the SOC. More...

#define	UDMA_SOC_CFG_CLEC_PRESENT (0U)
	Flag to indicate Clec is present or not in the SOC. More...

#define	UDMA_SOC_CFG_RA_NORMAL_PRESENT (0U)
	Flag to indicate Normal RA is present or not in the SOC. More...

#define	UDMA_SOC_CFG_RING_MON_PRESENT (0U)
	Flag to indicate Ring Monitor is present or not in the SOC. More...

#define	UDMA_SOC_CFG_APPLY_RING_WORKAROUND (0U)
	Flag to indicate the SOC needs ring reset workaround. More...

UDMA Tx Channels FDEPTH
UDMA Tx Ch Fdepth - Fdepth of various types of channels present in the SOC.
#define	UDMA_TX_UHC_CHANS_FDEPTH (0U)
	Tx Ultra High Capacity Channel FDEPTH. More...

#define	UDMA_TX_HC_CHANS_FDEPTH (0U)
	Tx High Capacity Channel FDEPTH. More...

#define	UDMA_TX_CHANS_FDEPTH (192U)
	Tx Normal Channel FDEPTH. More...

UDMA Ringacc address select (asel) endpoint
List of all valid address select (asel) endpoints in the SOC.
#define	UDMA_RINGACC_ASEL_ENDPOINT_PHYSADDR ((uint32_t) 0U)
	Physical address (normal) More...

#define	UDMA_RINGACC_ASEL_ENDPOINT_PCIE0 ((uint32_t) 1U)
	PCIE0. More...

#define	UDMA_RINGACC_ASEL_ENDPOINT_ACP_WR_ALLOC ((uint32_t) 14U)
	ARM ACP port: write-allocate cacheable, bufferable. More...

#define	UDMA_RINGACC_ASEL_ENDPOINT_ACP_RD_ALLOC ((uint32_t) 15U)
	ARM ACP port: read-allocate, cacheable, bufferable. More...

Mapped TX Group specific to a SOC
List of all mapped TX groups present in the SOC.
#define	UDMA_MAPPED_TX_GROUP_CPSW (UDMA_MAPPED_GROUP0)

#define	UDMA_MAPPED_TX_GROUP_SAUL (UDMA_MAPPED_GROUP1)

#define	UDMA_MAPPED_TX_GROUP_ICSSG_0 (UDMA_MAPPED_GROUP2)

#define	UDMA_MAPPED_TX_GROUP_ICSSG_1 (UDMA_MAPPED_GROUP3)

Mapped RX Group specific to a SOC
List of all mapped RX groups present in the SOC.
#define	UDMA_MAPPED_RX_GROUP_CPSW (UDMA_MAPPED_GROUP4)

#define	UDMA_MAPPED_RX_GROUP_SAUL (UDMA_MAPPED_GROUP5)

#define	UDMA_MAPPED_RX_GROUP_ICSSG_0 (UDMA_MAPPED_GROUP6)

#define	UDMA_MAPPED_RX_GROUP_ICSSG_1 (UDMA_MAPPED_GROUP7)

UDMA UTC Type
This represents the various types of UTC present in the SOC.
#define	UDMA_UTC_TYPE_DRU (0U)

#define	UDMA_UTC_TYPE_DRU_VHWA (1U)

#define	UDMA_DEFAULT_UTC_CH_BUS_PRIORITY (4U)

#define	UDMA_DEFAULT_UTC_CH_BUS_QOS (4U)

#define	UDMA_DEFAULT_UTC_CH_BUS_ORDERID (0U)

#define	CSL_PSILCFG_DMSS_MAIN_VPAC_TC0_CC_PSILD_THREAD_OFFSET (0x8000U \| 0x4820U)

#define	UDMA_DEFAULT_UTC_CH_DMA_PRIORITY (TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDHIGH)

#define	UDMA_DEFAULT_UTC_DRU_QUEUE_ID (CSL_DRU_QUEUE_ID_3)
	Default DRU queue ID. More...

#define	UDMA_NUM_UTC_INSTANCE (2U)
	Number of UTC instance. More...

UTC ID specific to a SOC
List of all UTC's present in the SOC.
#define	UDMA_UTC_ID_MSMC_DRU0 (UDMA_UTC_ID0)

#define	UDMA_UTC_ID_VPAC_TC0 (UDMA_UTC_ID1)

Core ID specific to a SOC
List of all cores present in the SOC.
#define	UDMA_CORE_ID_MPU1_0 (0U)

#define	UDMA_CORE_ID_MCU2_0 (1U)

#define	UDMA_CORE_ID_MCU2_1 (2U)

#define	UDMA_CORE_ID_MCU1_0 (3U)

#define	UDMA_CORE_ID_MCU1_1 (4U)

#define	UDMA_NUM_CORE (5U)

DRU core ID register to use for direct TR submission.
Each CPU should have a unique submit register to avoid corrupting submit word when SW is running from multiple CPU at the same time. Note: Since only 3 submit register set is present, we need to share some of them across cores. This means that Direct TR from these cores can't run simultaneously. In this case C7x and C66x are provided unique ID which are more likely to use direct TR mode and other cores share the same core ID. List of all DRU cores ID to use for all the CPUs present in the SOC.
#define	UDMA_DRU_CORE_ID_MPU1_0 (CSL_DRU_CORE_ID_2)

#define	UDMA_DRU_CORE_ID_MCU2_0 (CSL_DRU_CORE_ID_2)

#define	UDMA_DRU_CORE_ID_MCU2_1 (CSL_DRU_CORE_ID_2)

#define	UDMA_DRU_CORE_ID_MCU3_0 (CSL_DRU_CORE_ID_2)

#define	UDMA_DRU_CORE_ID_MCU3_1 (CSL_DRU_CORE_ID_2)

#define	UDMA_DRU_CORE_ID_C7X_1 (CSL_DRU_CORE_ID_0)

#define	UDMA_DRU_CORE_ID_C66X_1 (CSL_DRU_CORE_ID_1)

#define	UDMA_DRU_CORE_ID_C66X_2 (CSL_DRU_CORE_ID_2)

#define	UDMA_DRU_CORE_ID_MCU1_0 (CSL_DRU_CORE_ID_2)

#define	UDMA_DRU_CORE_ID_MCU1_1 (CSL_DRU_CORE_ID_2)

UDMA Resources ID
List of all UDMA Resources Id's.
#define	UDMA_RM_RES_ID_BC_UHC (0U)
	Ultra High Capacity Block Copy Channels. More...

#define	UDMA_RM_RES_ID_BC_HC (1U)
	High Capacity Block Copy Channels. More...

#define	UDMA_RM_RES_ID_BC (2U)
	Normal Capacity Block Copy Channels. More...

#define	UDMA_RM_RES_ID_TX_UHC (3U)
	Ultra High Capacity TX Channels. More...

#define	UDMA_RM_RES_ID_TX_HC (4U)
	High Capacity TX Channels. More...

#define	UDMA_RM_RES_ID_TX (5U)
	Normal Capacity TX Channels. More...

#define	UDMA_RM_RES_ID_RX_UHC (6U)
	Ultra High Capacity RX Channels. More...

#define	UDMA_RM_RES_ID_RX_HC (7U)
	High Capacity RX Channels. More...

#define	UDMA_RM_RES_ID_RX (8U)
	Normal Capacity RX Channels. More...

#define	UDMA_RM_RES_ID_GLOBAL_EVENT (9U)
	Global Event. More...

#define	UDMA_RM_RES_ID_VINTR (10U)
	Virtual Interrupts. More...

#define	UDMA_RM_RES_ID_MAPPED_TX_CPSW (11U)
	[Pktdma Only] Mapped TX Channels for CPSW More...

#define	UDMA_RM_RES_ID_MAPPED_TX_SAUL_0 (12U)
	[Pktdma Only] Mapped TX Channels for SAUL_0 More...

#define	UDMA_RM_RES_ID_MAPPED_TX_SAUL_1 (13U)
	[Pktdma Only] Mapped TX Channels for SAUL_1 More...

#define	UDMA_RM_RES_ID_MAPPED_TX_ICSSG_0 (14U)
	[Pktdma Only] Mapped TX Channels for ICSSG_0 More...

#define	UDMA_RM_RES_ID_MAPPED_TX_ICSSG_1 (15U)
	[Pktdma Only] Mapped TX Channels for ICSSG_1 More...

#define	UDMA_RM_RES_ID_MAPPED_RX_CPSW (16U)
	[Pktdma Only] Mapped RX Channels for CPSW More...

#define	UDMA_RM_RES_ID_MAPPED_RX_SAUL_0 (17U)
	[Pktdma Only] Mapped RX Channels for SAUL_0 More...

#define	UDMA_RM_RES_ID_MAPPED_RX_SAUL_1 (18U)
	[Pktdma Only] Mapped RX Channels for SAUL_1 More...

#define	UDMA_RM_RES_ID_MAPPED_RX_SAUL_2 (19U)
	[Pktdma Only] Mapped RX Channels for SAUL_2 More...

#define	UDMA_RM_RES_ID_MAPPED_RX_SAUL_3 (20U)
	[Pktdma Only] Mapped RX Channels for SAUL_3 More...

#define	UDMA_RM_RES_ID_MAPPED_RX_ICSSG_0 (21U)
	[Pktdma Only] Mapped RX Channels for ICSSG_0 More...

#define	UDMA_RM_RES_ID_MAPPED_RX_ICSSG_1 (22U)
	[Pktdma Only] Mapped RX Channels for ICSSG_1 More...

#define	UDMA_RM_RES_ID_MAPPED_TX_RING_CPSW (23U)
	[Pktdma Only] Mapped TX Rings for CPSW More...

#define	UDMA_RM_RES_ID_MAPPED_TX_RING_SAUL_0 (24U)
	[Pktdma Only] Mapped TX Rings for SAUL_0 More...

#define	UDMA_RM_RES_ID_MAPPED_TX_RING_SAUL_1 (25U)
	[Pktdma Only] Mapped TX Rings for SAUL_1 More...

#define	UDMA_RM_RES_ID_MAPPED_TX_RING_ICSSG_0 (26U)
	[Pktdma Only] Mapped TX Rings for ICSSG_0 More...

#define	UDMA_RM_RES_ID_MAPPED_TX_RING_ICSSG_1 (27U)
	[Pktdma Only] Mapped TX Rings for ICSSG_1 More...

#define	UDMA_RM_RES_ID_MAPPED_RX_RING_CPSW (28U)
	[Pktdma Only] Mapped RX Rings for CPSW More...

#define	UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_0 (29U)
	[Pktdma Only] Mapped RX Rings for SAUL_0 More...

#define	UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_1 (30U)
	[Pktdma Only] Mapped RX Rings for SAUL_1 More...

#define	UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_2 (31U)
	[Pktdma Only] Mapped RX Rings for SAUL_2 More...

#define	UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_3 (32U)
	[Pktdma Only] Mapped RX Rings for SAUL_3 More...

#define	UDMA_RM_RES_ID_MAPPED_RX_RING_ICSSG_0 (33U)
	[Pktdma Only] Mapped RX Rings for ICSSG_0 More...

#define	UDMA_RM_RES_ID_MAPPED_RX_RING_ICSSG_1 (34U)
	[Pktdma Only] Mapped RX Rings for ICSSG_1 More...

#define	UDMA_RM_NUM_BCDMA_RES (11U)
	Total number of BCDMA resources. More...

#define	UDMA_RM_NUM_PKTDMA_RES (35U)
	Total number of PKTDMA resources. More...

#define	UDMA_RM_NUM_RES (35U)
	Total number of resources. More...

PSIL Channels
List of all PSIL channels and the corresponding counts
#define	UDMA_PSIL_CH_CPSW2_RX (0x4500U)

#define	UDMA_PSIL_CH_SAUL0_RX (0x7504U)

#define	UDMA_PSIL_CH_ICSS_G0_RX (0x4100U)

#define	UDMA_PSIL_CH_ICSS_G1_RX (0x4200U)

#define	UDMA_PSIL_CH_CPSW2_TX (UDMA_PSIL_CH_CPSW2_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PSIL_CH_SAUL0_TX (0xf500U)

#define	UDMA_PSIL_CH_ICSS_G0_TX (UDMA_PSIL_CH_ICSS_G0_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PSIL_CH_ICSS_G1_TX (UDMA_PSIL_CH_ICSS_G1_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PSIL_CH_CPSW2_TX_CNT (8U)

#define	UDMA_PSIL_CH_SAUL0_TX_CNT (2U)

#define	UDMA_PSIL_CH_ICSS_G0_TX_CNT (9U)

#define	UDMA_PSIL_CH_ICSS_G1_TX_CNT (9U)

#define	UDMA_PSIL_CH_CPSW2_RX_CNT (1U)

#define	UDMA_PSIL_CH_SAUL0_RX_CNT (4U)

#define	UDMA_PSIL_CH_ICSS_G0_RX_CNT (5U)

#define	UDMA_PSIL_CH_ICSS_G1_RX_CNT (5U)

Main0 RX PDMA Channels
List of all Main0 PDMA RX channels
#define	UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_RX (0x4300U + 0U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_RX (0x4300U + 1U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_RX (0x4300U + 2U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_RX (0x4300U + 3U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_RX (0x4300U + 4U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_RX (0x4300U + 5U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_RX (0x4300U + 6U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_RX (0x4300U + 7U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_RX (0x4300U + 8U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_RX (0x4300U + 9U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_RX (0x4300U + 10U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_RX (0x4300U + 11U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_RX (0x4480U + 0U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_RX (0x4480U + 1U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_RX (0x4480U + 2U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_RX (0x4480U + 3U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI4_CH0_RX (0x4480U + 4U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI4_CH1_RX (0x4480U + 5U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI4_CH2_RX (0x4480U + 6U)

#define	UDMA_PDMA_CH_MAIN0_MCSPI4_CH3_RX (0x4480U + 7U)

#define	UDMA_PDMA_CH_MAIN0_UART0_RX (0x4400 + 0U)

#define	UDMA_PDMA_CH_MAIN0_UART1_RX (0x4400 + 1U)

#define	UDMA_PDMA_CH_MAIN0_UART2_RX (0x4400 + 2U)

#define	UDMA_PDMA_CH_MAIN0_UART3_RX (0x4400 + 3U)

#define	UDMA_PDMA_CH_MAIN0_UART4_RX (0x4400 + 4U)

#define	UDMA_PDMA_CH_MAIN0_UART5_RX (0x4400 + 5U)

#define	UDMA_PDMA_CH_MAIN0_UART6_RX (0x4400 + 6U)

#define	UDMA_PDMA_CH_MAIN0_MCASP0_RX (0x4500U + 0U)

#define	UDMA_PDMA_CH_MAIN0_MCASP1_RX (0x4500U + 1U)

#define	UDMA_PDMA_CH_MAIN0_MCASP2_RX (0x4500U + 2U)

#define	UDMA_PDMA_CH_MAIN0_MCASP3_RX (0x4580U + 0U)

#define	UDMA_PDMA_CH_MAIN0_MCASP4_RX (0x4580U + 1U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH0_RX (0x4100U + 0U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH1_RX (0x4100U + 1U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH2_RX (0x4100U + 2U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH3_RX (0x4100U + 3U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH4_RX (0x4100U + 4U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH5_RX (0x4100U + 5U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH6_RX (0x4100U + 6U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH7_RX (0x4100U + 7U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH8_RX (0x4100U + 8U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH9_RX (0x4100U + 9U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH10_RX (0x4100U + 10U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH11_RX (0x4100U + 11U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH12_RX (0x4100U + 12U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH13_RX (0x4100U + 13U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH14_RX (0x4100U + 14U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH15_RX (0x4100U + 15U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH16_RX (0x4100U + 16U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH17_RX (0x4100U + 17U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH18_RX (0x4100U + 18U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH19_RX (0x4100U + 19U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH20_RX (0x4100U + 20U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH21_RX (0x4100U + 21U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH22_RX (0x4100U + 22U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH23_RX (0x4100U + 23U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH24_RX (0x4100U + 24U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH25_RX (0x4100U + 25U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH26_RX (0x4100U + 26U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH27_RX (0x4100U + 27U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH28_RX (0x4100U + 28U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH29_RX (0x4100U + 29U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH30_RX (0x4100U + 30U)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH31_RX (0x4100U + 31U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH0_RX (0x4180U + 0U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH1_RX (0x4180U + 1U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH2_RX (0x4180U + 2U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH3_RX (0x4180U + 3U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH4_RX (0x4180U + 4U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH5_RX (0x4180U + 5U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH6_RX (0x4180U + 6U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH7_RX (0x4180U + 7U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH8_RX (0x4180U + 8U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH9_RX (0x4180U + 9U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH10_RX (0x4180U + 10U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH11_RX (0x4180U + 11U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH12_RX (0x4180U + 12U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH13_RX (0x4180U + 13U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH14_RX (0x4180U + 14U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH15_RX (0x4180U + 15U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH16_RX (0x4180U + 16U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH17_RX (0x4180U + 17U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH18_RX (0x4180U + 18U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH19_RX (0x4180U + 19U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH20_RX (0x4180U + 20U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH21_RX (0x4180U + 21U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH22_RX (0x4180U + 22U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH23_RX (0x4180U + 23U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH24_RX (0x4180U + 24U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH25_RX (0x4180U + 25U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH26_RX (0x4180U + 26U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH27_RX (0x4180U + 27U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH28_RX (0x4180U + 28U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH29_RX (0x4180U + 29U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH30_RX (0x4180U + 30U)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH31_RX (0x4180U + 31U)

Main0 TX PDMA Channels
List of all Main0 PDMA TX channels
#define	UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_TX (UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_TX (UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_TX (UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_TX (UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_TX (UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_TX (UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_TX (UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_TX (UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_TX (UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_TX (UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_TX (UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_TX (UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_TX (UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_TX (UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_TX (UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_TX (UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_UART0_TX (UDMA_PDMA_CH_MAIN0_UART0_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_UART1_TX (UDMA_PDMA_CH_MAIN0_UART1_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_UART2_TX (UDMA_PDMA_CH_MAIN0_UART2_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_UART3_TX (UDMA_PDMA_CH_MAIN0_UART3_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_UART4_TX (UDMA_PDMA_CH_MAIN0_UART4_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_UART5_TX (UDMA_PDMA_CH_MAIN0_UART5_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_UART6_TX (UDMA_PDMA_CH_MAIN0_UART6_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCASP0_TX (UDMA_PDMA_CH_MAIN0_MCASP0_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCASP1_TX (UDMA_PDMA_CH_MAIN0_MCASP1_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCASP2_TX (UDMA_PDMA_CH_MAIN0_MCASP2_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCASP3_TX (UDMA_PDMA_CH_MAIN0_MCASP3_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_MCASP4_TX (UDMA_PDMA_CH_MAIN0_MCASP4_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH0_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH0_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH1_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH1_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH2_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH2_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH3_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH3_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH4_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH4_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH5_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH5_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH6_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH6_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH7_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH7_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH8_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH8_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH9_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH9_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH10_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH10_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH11_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH11_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH12_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH12_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH13_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH13_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH14_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH14_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH15_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH15_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH16_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH16_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH17_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH17_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH18_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH18_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH19_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH19_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH20_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH20_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH21_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH21_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH22_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH22_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH23_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH23_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH24_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH24_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH25_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH25_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH26_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH26_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH27_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH27_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH28_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH28_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH29_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH29_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH30_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH30_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC0_CH31_TX (UDMA_PDMA_CH_MAIN0_AASRC0_CH31_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH0_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH0_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH1_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH1_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH2_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH2_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH3_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH3_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH4_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH4_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH5_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH5_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH6_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH6_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH7_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH7_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH8_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH8_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH9_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH9_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH10_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH10_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH11_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH11_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH12_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH12_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH13_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH13_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH14_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH14_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH15_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH15_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH16_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH16_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH17_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH17_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH18_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH18_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH19_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH19_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH20_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH20_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH21_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH21_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH22_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH22_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH23_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH23_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH24_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH24_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH25_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH25_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH26_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH26_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH27_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH27_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH28_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH28_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH29_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH29_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH30_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH30_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN0_AASRC1_CH31_TX (UDMA_PDMA_CH_MAIN0_AASRC1_CH31_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

Main1 RX PDMA Channels
List of all Main1 PDMA RX channels
#define	UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_RX (0x4400U + 0U)

#define	UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_RX (0x4400U + 1U)

#define	UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_RX (0x4400U + 2U)

#define	UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_RX (0x4400U + 3U)

#define	UDMA_PDMA_CH_MAIN1_UART2_RX (0x4400U + 4U)

#define	UDMA_PDMA_CH_MAIN1_UART3_RX (0x4400U + 5U)

#define	UDMA_PDMA_CH_MAIN1_UART4_RX (0x4400U + 6U)

#define	UDMA_PDMA_CH_MAIN1_UART5_RX (0x4400U + 7U)

#define	UDMA_PDMA_CH_MAIN1_UART6_RX (0x4400U + 8U)

#define	UDMA_PDMA_CH_MAIN1_MCAN0_CH0_RX (0x4400U + 9U)

#define	UDMA_PDMA_CH_MAIN1_MCAN0_CH1_RX (0x4400U + 10U)

#define	UDMA_PDMA_CH_MAIN1_MCAN0_CH2_RX (0x4400U + 11U)

#define	UDMA_PDMA_CH_MAIN1_MCAN1_CH0_RX (0x4400U + 12U)

#define	UDMA_PDMA_CH_MAIN1_MCAN1_CH1_RX (0x4400U + 13U)

#define	UDMA_PDMA_CH_MAIN1_MCAN1_CH2_RX (0x4400U + 14U)

#define	UDMA_PDMA_CH_MAIN1_ADC0_CH0_RX (0x4400U + 15U)

#define	UDMA_PDMA_CH_MAIN1_ADC0_CH1_RX (0x4400U + 16U)

Main1 TX PDMA Channels
List of all Main1 PDMA TX channels
#define	UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_TX (UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_TX (UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_TX (UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_TX (UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_UART2_TX (UDMA_PDMA_CH_MAIN1_UART2_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_UART3_TX (UDMA_PDMA_CH_MAIN1_UART3_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_UART4_TX (UDMA_PDMA_CH_MAIN1_UART4_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_UART5_TX (UDMA_PDMA_CH_MAIN1_UART5_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_UART6_TX (UDMA_PDMA_CH_MAIN1_UART6_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_MCAN0_CH0_TX (UDMA_PDMA_CH_MAIN1_MCAN0_CH0_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_MCAN0_CH1_TX (UDMA_PDMA_CH_MAIN1_MCAN0_CH1_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_MCAN0_CH2_TX (UDMA_PDMA_CH_MAIN1_MCAN0_CH2_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_MCAN1_CH0_TX (UDMA_PDMA_CH_MAIN1_MCAN1_CH0_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_MCAN1_CH1_TX (UDMA_PDMA_CH_MAIN1_MCAN1_CH1_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

#define	UDMA_PDMA_CH_MAIN1_MCAN1_CH2_TX (UDMA_PDMA_CH_MAIN1_MCAN1_CH2_RX \| UDMA_PSIL_DEST_THREAD_OFFSET)

Functions
uint32_t	Udma_isCacheCoherent (void)
	Returns TRUE if the memory is cache coherent. More...

uint8_t	Udma_isValidInstance (uint32_t instId)
	Returns TRUE if the given UDMA Instance ID is valid for this SoC. More...

void *	Udma_defaultPhyToVirtFxnC7x (uint64_t phyAddr, uint32_t chNum, void *appData)

uint64_t	Udma_defaultVirtToPhyFxnC7x (const void virtAddr, uint32_t chNum, void appData)

Function Documentation

◆ Udma_isCacheCoherent()

uint32_t Udma_isCacheCoherent ( void )

Returns TRUE if the memory is cache coherent.

Returns: TRUE/FALSE

◆ Udma_isValidInstance()

uint8_t Udma_isValidInstance ( uint32_t instId )

Returns TRUE if the given UDMA Instance ID is valid for this SoC.

Returns: TRUE/TRUE

◆ Udma_defaultPhyToVirtFxnC7x()

void* Udma_defaultPhyToVirtFxnC7x	(	uint64_t	phyAddr,
		uint32_t	chNum,
		void *	appData
	)

◆ Udma_defaultVirtToPhyFxnC7x()

uint64_t Udma_defaultVirtToPhyFxnC7x	(	const void *	virtAddr,
		uint32_t	chNum,
		void *	appData
	)