Go to the source code of this file.
|
struct | SIPC_InterruptConfig |
| This structure describes the information related to one interrupt that is setup for receiving mailbox messages One interrupt can be used to handle messages from multiple cores. More...
|
|
struct | SIPC_MailboxConfig |
| This structure describes the mailbox information to send a message from core A to core B. More...
|
|
◆ gSIPC_R5MboxConfig
Global structure that is pre-defined for this SOC to configure any R5 CPU to HSM mailbox communication.
This is a pre-defined global since this config typically does not need to change based on end user use-cases for this SOC.
◆ gSIPC_HsmMboxConfig
Global structure that is pre-defined for this SOC to configure any R5 CPU to HSM mailbox communication.
This is a pre-defined global since this config typically does not need to change based on end user use-cases for this SOC.
◆ gSIPC_QueR5ToHsm
Global structure holding R5 to HSM queues addresses indexed by sec core id.
This is a pre-defined global since this config typically does not need to change based on end user use-cases for this SOC.
◆ gSIPC_QueHsmToR5
Global structure holding HSM -> R5 queues addresses indexed by sec core id.
This is a pre-defined global since this config typically does not need to change based on end user use-cases for this SOC.