|
|
Go to the documentation of this file. 46 #define CCM_O_CRCCTRL 0x00000400 // CRC Control 47 #define CCM_O_CRCSEED 0x00000410 // CRC SEED/Context 48 #define CCM_O_CRCDIN 0x00000414 // CRC Data Input 49 #define CCM_O_CRCRSLTPP 0x00000418 // CRC Post Processing Result 56 #define CCM_CRCCTRL_INIT_M 0x00006000 // CRC Initialization 57 #define CCM_CRCCTRL_INIT_SEED 0x00000000 // Use the CRCSEED register context 59 #define CCM_CRCCTRL_INIT_0 0x00004000 // Initialize to all '0s' 60 #define CCM_CRCCTRL_INIT_1 0x00006000 // Initialize to all '1s' 61 #define CCM_CRCCTRL_SIZE 0x00001000 // Input Data Size 62 #define CCM_CRCCTRL_RESINV 0x00000200 // Result Inverse Enable 63 #define CCM_CRCCTRL_OBR 0x00000100 // Output Reverse Enable 64 #define CCM_CRCCTRL_BR 0x00000080 // Bit reverse enable 65 #define CCM_CRCCTRL_ENDIAN_M 0x00000030 // Endian Control 66 #define CCM_CRCCTRL_ENDIAN_SBHW 0x00000000 // Configuration unchanged. (B3, 68 #define CCM_CRCCTRL_ENDIAN_SHW 0x00000010 // Bytes are swapped in half-words 71 #define CCM_CRCCTRL_ENDIAN_SHWNB \ 72 0x00000020 // Half-words are swapped but bytes 75 #define CCM_CRCCTRL_ENDIAN_SBSW 0x00000030 // Bytes are swapped in half-words 78 #define CCM_CRCCTRL_TYPE_M 0x0000000F // Operation Type 79 #define CCM_CRCCTRL_TYPE_P8055 0x00000000 // Polynomial 0x8005 80 #define CCM_CRCCTRL_TYPE_P1021 0x00000001 // Polynomial 0x1021 81 #define CCM_CRCCTRL_TYPE_P4C11DB7 \ 82 0x00000002 // Polynomial 0x4C11DB7 83 #define CCM_CRCCTRL_TYPE_P1EDC6F41 \ 84 0x00000003 // Polynomial 0x1EDC6F41 85 #define CCM_CRCCTRL_TYPE_TCPCHKSUM \ 86 0x00000008 // TCP checksum 93 #define CCM_CRCSEED_SEED_M 0xFFFFFFFF // SEED/Context Value 94 #define CCM_CRCSEED_SEED_S 0 101 #define CCM_CRCDIN_DATAIN_M 0xFFFFFFFF // Data Input 102 #define CCM_CRCDIN_DATAIN_S 0 110 #define CCM_CRCRSLTPP_RSLTPP_M 0xFFFFFFFF // Post Processing Result 111 #define CCM_CRCRSLTPP_RSLTPP_S 0 113 #endif // __HW_CCM_H__
Copyright 2017, Texas Instruments Incorporated