![]() |
![]() |
Structure to hold the MSS ESM Fault data structure for event RL_DEV_AE_MSS_ESMFAULT_SB. More...
#include <control/mmwavelink/mmwavelink.h>
Data Fields | |
rlUInt32_t | esmGrp1Err |
Bits Definition (0 – No Error , 1 – ESM Error) 0 NERROR in sync 1 RESERVED 2 DMA MPU Region tests 3 DMA Parity error 4 RESERVED 5 RESERVED 6 DSS CSI parity error 7 TPCC parity error 8 CBUF ECC single bit error 9 CBUF ECC double bit error 10 RESERVED 11 RESERVED 12 RESERVED 13 Error response from the Peripheral when a DMA transfer is done 14 RESERVED 15 VIM RAM double bit errors 16 RESERVED 17 MibSPI double bit error test 18 DSS TPTC0 read MPU error 19 RESERVED 20 VIM RAM single bit errors 21 RESERVED 22 FRC Lockstep error 23 RESERVED 24 RESERVED 25 MibSPI single bit error test 26 TCMB0 RAM single bit errors 27 STC error 28 TCMB1 RAM single bit errors 29 DSS TPTC0 write MPU error 30 DCC compare error 31 CR4F self-test error.(test of error path by error forcing) . | |
rlUInt32_t | esmGrp2Err |
Bits Definition 0 TCMA RAM single bit errors 1 RESERVED 2 RESERVED 3 DSS TPTC1 read MPU error 4 DSS TPTC1 write MPU error 5 RESERVED 6 Access error interrupt from FFT ACC 7 VIM Self-Test Error 8 RESERVED 9 RESERVED 10 RESERVED 11 RESERVED 12 RESERVED 13 RESERVED 14 RESERVED 15 RESERVED 16 RESERVED 17 RESERVED 18 RESERVED 19 RESERVED 20 RESERVED 21 RESERVED 22 RESERVED 23 RESERVED 24 RESERVED 25 radarSS to MSS ESM G2 Trigger 26 radarSS Mailbox single bit errors 27 radarSS Mailbox double bit errors 28 MSS Mailbox single bit errors 29 MSS Mailbox double bit errors 30 RESERVED 31 RESERVED . | |
rlUInt32_t | reserved0 |
Reserved for future use. | |
rlUInt32_t | reserved1 |
Reserved for future use. | |
Structure to hold the MSS ESM Fault data structure for event RL_DEV_AE_MSS_ESMFAULT_SB.
Definition at line 1767 of file mmwavelink.h.