Data Fields
rlDevDataPathClkCfg_t Struct Reference

DataPath clock configuration. More...

#include <control/mmwavelink/include/rl_device.h>

Data Fields

rlUInt8_t laneClkCfg
 Clock COnfiguration
0 -SDR Clock
1 - DDR Clock (Only valid value for CSI2)
.
 
rlUInt8_t dataRate
 Data rate selection
0001b - 600 Mbps (DDR only)
0010b - 450 Mbps (SDR, DDR)
0011b - 400 Mbps (DDR only)
0100b - 300 Mbps (SDR, DDR)
0101b - 225 Mbps (DDR only)
0110b - 150 Mbps (DDR only)
Others - Reserved
.
 
rlUInt16_t reserved
 Reserved for future use.
 

Detailed Description

DataPath clock configuration.

Definition at line 835 of file rl_device.h.


The documentation for this struct was generated from the following file:

Copyright 2020, Texas Instruments Incorporated