# IPC LAB 1

#### ex01\_helloworld



This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.





#### **Overview**

- This is the "Hello World" example for IPC.
- Goals
  - Learn how to build an IPC example
  - Setup a CCS Target Configuration for Vayu
  - Load and run the processors
  - Use the RTOS Object Viewer (ROV) to inspect IPC modules



# ex01\_helloworld

- This is a two processor example. You can build it for any two processors on your device, but only for two at a time.
- You will assign one processor the role of "reader" and the other the role of "writer".
- The reader will create a message queue and wait for messages.
- The writer will open the message queue and send messages.
- The heap in shared region #0 is used for the message pool.



#### Data Flow





TS (cc) BY-SA

IPC Lab 1 – Hello World



### Step 1 – Work Area

- Create a work folder for this lab
   C:\TI Demo
- Extract the example into the work folder <ipc\_3\_30\_pp\_bb>\examples\DRA7XX\_bios\_elf\ex01\_hello.zip



# Step 2 – Build Environment

- Set the product install paths as defined by your physical environment.
  - Edit ex01\_hello/products.mak

```
DEPOT = C:/Products
IPC_INSTALL_DIR = $(DEPOT)/ipc_m_mm_pp_bb
BIOS_INSTALL_DIR = $(DEPOT)/bios_m_mm_pp_bb
XDC_INSTALL_DIR = $(DEPOT)/xdctools_m_mm_pp_bb
```

- Set the tool paths (only need the ones you actually plan to use).
  - Edit ex01\_hello/products.mak

```
CCS = C:/CCS/CCS_6_0_0_00190/ccsv6/tools/compiler
gnu.targets.arm.A15F = $(CCS)/gcc_arm_none_eabi_m_m_p
ti.targets.elf.C66 = $(CCS)/c6000_m_m_p
ti.targets.arm.elf.M4 = $(CCS)/arm_m_m_p
ti.targets.arp32.elf.ARP32 far = $(CCS)/arp32 m m p
```

 Each example has its own products.mak file; you may also create a products.mak file in the parent directory which will be used by all examples.

# Step 3 – Build Executables

Open a Windows Command Prompt

```
Start > Run
cmd
```

 TIP: Use the following command to create an alias for the make command

doskey make="C:\Products\xdctools\_3\_30\_04\_52\gmake.exe" \$\*

- TIP: Use dosrc.bat to setup your build environment
  - <ipc\_3\_30\_pp\_bb>/examples/dosrc.bat copy to your work folder
  - Edit dosrc.bat, set product paths
  - Run script in your command prompt
- Build the example

```
cd ex01_hello
make
```

• The executables will be in their respective "bin" folders ex01\_hello\dsp1\bin\debug\hello\_dsp1.xe66 ex01\_hello\dsp2\bin\debug\hello\_dsp2.xe66

#### Step 4 – CCS Target Configuration (1/2)

- Create an empty project. We will use this to store the target configuration.
  - File > New > Project...
  - General > Project
  - Next
  - Project name: TargetConfiguration
  - Finish
- Create a new target configuration file.
  - File > New > Target Configuration File
  - File name: DRA7xx\_EVM
  - Use shared location > Unselect

CC BY-SA

- Workspace...
- Select the project you just created
- OK
- Finish

Texas Instruments

#### Step 4 – CCS Target Configuration (2/2)

- Setup the new target configuration
  - Connection: Spectrum Digital XDS560V2 STM USB Emulator
  - Board or device: DRA7xx
  - Save
- Lower JTAG clock speed (optional)
  - Advanced Setup > Target Configuration
  - Spectrum Digital XDS560V2 STM USB Emulator\_0 > Select
  - JTAG TCLK Frequency > Automatic with legacy 10.368 MHz limit
  - Save

# Step 5 – Launch Debug Session

- Set new target configuration as default
  - Open Target Configuration view (View > Target Configurations)
  - Projects > TargetConfiguration > DRA7xx\_EVM.ccxml
  - RMB > Set as Default
  - RMB > Launch Selected Configuration
- Open Debug view. You should see a list of processors.



# Step 6 – Group Processors (1/2)

- You will need to use the non-debuggable processors. These are not visible by default.
  - In Debug View > RMB > Show all cores
  - Open the Non Debuggable Devices group
- Group the following devices. These are used for system control.
  - Select IcePick\_D, CS\_DAP\_DebugSS, CortexA15\_0
  - RMB > Group cores
- Group the processors used by your example.
  - Select C66xx\_DSP1, C66xx\_DSP2
  - RMB > Group cores
- Hide the remaining processors. This removes clutter form the debug view.



# Step 6 – Group Processors (2/2)

Your Debug view should look like this.



### Step 7 – Connect to Processors

- I recommend you connect to the IpcPick first and issue a system reset.
  - Debug view > IcePick\_D > RMB > Connect Target
  - Scripts > ICEPick\_D\_Utility > SystemReset
- You must connect to the CortexA15\_0 first. This will automatically run GEL scripts to enable the device.
  - Debug view > CortexA15\_0 > RMB > Connect Target
- Connect to DSP1
  - CortexA15\_0 > Select
  - Scripts > DRA7xx MULTICORE Initialization > DSP1SSCIkEnable\_API
  - C66xx\_DSP1 > RMB > Connect Target
  - Run > Reset > CPU Reset (or use toolbar icon, \*)
- Repeat previous step for DSP2. Remember to select the CortexA15\_0 before running the GEL script.

#### Step 8 – Load Processors

- Run the host processor. This is required to enable the DSPs to reach main when loaded (timers are halted when host is halted).
  - Debug view > CortexA15\_0 > Select
  - Run > Run (or use toolbar icon,
- Load DSP1 with the executable you just built.
  - Select C66xx\_DSP1

  - Click Browse, select the DSP1 executable

C:\TI\_Demo\ex01\_hello\dsp1\bin\debug\hello\_dsp1.xe66

- You should see DSP1 run to main and then stop.
- Load DSP2 using the same procedure. Be mindful to load the proper executable.

C:\TI\_Demo\ex01\_hello\dsp2\bin\debug\hello\_dsp2.xe66



#### CCS Auto Run Configuration (optional)

- By default, when you load a program, CCS will run to the function main and then stop. You can disable this with the Auto Run option. This comes in handy when there is a bug in the boot code.
  - Target Configurations
  - Projects > TargetConfiguration > DRA7xx\_EVM.ccxml
  - RMB > Properties
  - Device (menu) > C66xx\_DSP1

(cc) BY-SA

- Auto Run and Launch Options > Select
- Auto Run Options (group) > On a program load or restart > Unselect
- Use the Device pull-down menu to select the next processor. Repeat for each processor.
- The changes above will not effect the current debug session (only subsequent ones). Use these steps to modify the current session.
  - Debug View
  - Select C66x\_0
  - Tools > Debugger Options > Auto Run and Launch Options
  - Auto Run Options (group) > On a program load or restart > Unselect
  - Click Remember My Settings to make this change permanent

# Step 9 – Run to Main

- If you disabled the Auto Run option, you should see the processor at the <u>c\_int00</u> entry point. Run the processor to main.
  - Select the processor in the Debug view
  - Run > Go Main
- Run both processors to main. You should see the source code in the editor view.



# RTSC Object View (ROV)

- Once you reach main, you can use ROV to inspect the target data.
  - Debug view > C66xx\_DSP1 > Select
  - Tools > RTOS Object View (ROV)
- TIP: Dock the ROV view along the bottom edge. Then maximize it.
- Inspect the MultiProc module

CC BY-SA

Texas Instruments

- Select MultiProc in the object browser (on the left)
- Select the Module tab (on the right)

📮 Console 🗮 RTOS Object View (ROV) 🔀							
LoggerBuf	*	Module	Ra	w			
MessageQ		address	_	id	numProcessors	namel ist	
MultiProc		0.0.02	22		0	manneense	
NameServer		0x8c03al	)32	0	9		
NameServerRemoteNotify							

### ROV – Ipc Module

Texas Instruments

(cc) BY-SA

- Select the lpc module in ROV. On the Module tab you will see a list of all the other processors in the system. Notice that the attached column shows 'false'. That is because we have not yet made it through Ipc attach.
- Scroll down and look for the procSync config param. You should see it was set to ti.sdo.ipc.Ipc.ProcSync\_PAIR. This is a handy way to inspect your configuration values.

🔄 Console 🌐 RTOS Object View (ROV) 🔀					
<ul> <li>Idle</li> <li>IntXbar</li> </ul>	-	Module Raw			
<ul> <li>Ipc</li> </ul>	)	Property PROCSYNCSTART	Value 1		
<ul> <li>List</li> <li>ListMP</li> </ul>		generateSlaveDataForHost	true		
<ul> <li>LoggerBuf</li> <li>MessageQ</li> <li>MultiProc</li> <li>NameServer</li> <li>NameServerRemoteNotify</li> </ul>	4 M	hostProcId numUserFxns	0		
		procSync rovShowBawTabS	ti.sdo.ipc.Ipc.ProcSync_PAIR		
		sr0MemorySetup	true		

# Step 10 – Break after lpc\_attach

- Let's use breakpoints to run each processor through <u>lpc\_attach</u>. In the Debug view, select <u>main</u> under C66xx\_DSP1. Scroll down to the function App\_taskFxn. Set a breakpoint in the source window just after the lpc\_attach loop. Observe the new breakpoint in the Breakpoints view. Use the pop-up context menu.
- Do the same for DSP2.
- TIP: It helps to name your breakpoints to keep track of them.
  - In Breakpoint view, RMB on breakpoint
  - Breakpoint Properties...
  - Edit the name field
- Run DSP1. Notice it does not hit the breakpoint. It is spinning in the attach loop.
- Run DSP2. After a short run, both processors will hit their respective breakpoints.
- Inspect the Ipc module in ROV. In the attached column, you should see 'true' for the respective peer processor.



# Step 11 – Run to Completion

- Set a breakpoint on the last line of App\_taskFxn. Do this for both processors.
- Run both processors
  - Select the processor group in the Debug view
  - Run > Run (or use toolbar icon,
- After a short run, both processors should hit their breakpoints.



# ROV – LoggerBuf Module

- When the example completes, use ROV to inspect the LoggerBuf module to see the log events.
  - Debug view > C66xx\_DSP1 > Select
  - RTOS Object View (ROV) > LoggerBuf > Select
  - Records (tab) > Select
  - AppLog > Select (don't open it)

CC BY-SA

You will see a list of log events. Use the Auto Fit Columns (
 ) button if necessary.

TOS Object View (ROV) 🔀							
List	*	Basic Records Raw					
ListMP		▲ xdc.runtime.LoggerBuf	serial	timestampRaw	modName	text	
LoggerBuf		AppLog	1	020/158	vdc runtime Main	main:>	
MessageQ				1101214	xucauntimeaviain		
MultiProc			2	1181314	xdc.runtime.Main	main: ipc ready	
NameServer			3	1196129	xdc.runtime.Main	App_taskFxn:>	
NameServerRemoteNotify			4	1196595	xdc.runtime.Main	App_writer:>	
Notify			5	1792514	xdc.runtime.Main	App_writer: opened reader que	
NotifyDriverShm			6	1797627	xdc.runtime.Main	App_writer: sending job=1	
Queue	Ξ		7	1808924	xdc.runtime.Main	App_writer: sending job=2	
Registry			8	1820999	xdc.runtime.Main	App_writer: sending job=3	
Semaphore			9	1831346	xdc.runtime.Main	App_writer: sending job=4	

### Example Reloaded

- Use the following sequence to reload the example.
  - C66xx\_DSP1 > Select
  - CPU Reset
  - Run > Load > Reload Program (or use toolbar menu, and and a second second
- Repeat the previous step for DSP2
- You are now ready to run the example again.



# **Rebuild with Different Processors**

 To rebuild the example with a different processor pair, you need to edit the top-level makefile. Modify the PROCLIST macro to specify which processors to build.

```
• Edit ex01_hello/makefile
PROCLIST = dsp1 eve1
```

 Next, you need to edit the source file for each processor and specify its role and name its peer.

```
• Edit ex01_hello/dsp1/HelloDsp1.c
Int role = Role_WRITER;
String peer = "EVE1"
```

- Edit ex01\_hello/eve1/HelloEve1.c
  Int role = Role\_READER;
  String peer = "DSP1";
- Remember to delete the error directive.

```
#error Must define role and peer
```

# Running on IPU Processor (1/3)

- Load GEL file
  - Cortex\_M4\_IPU1\_C0 > Select
  - Tools > GEL Files
  - GEL Files (view) > GEL Files Panel (right side) > RMB > Load GEL...
     ex01\_hello/ipu1/ex01\_hello\_ipu1.gel
- Connect to IPU1
  - CortexA15\_0 > Select
  - Scripts > DRA7xx MULTICORE Initialization > IPU1SSCIkEnable\_API
  - Cortex\_M4\_IPU1\_C0 > RMB > Connect Target
  - Run > Reset > CPU Reset
  - Cortex\_M4\_IPU1\_C1 > RMB > Connect Target
  - Run > Reset > CPU Reset
- Program AMMU
  - Cortex\_M4\_IPU1\_C0 > Select
  - Scripts > ex01\_hello > ex01\_hello\_ipu1\_ammu\_config

# Running on IPU Processor (2/3)

- Run host processor
  - CortexA15\_0 > Select
  - Run > Run
- Load IPU1\_C0 with program
  - Cortex\_M4\_IPU1\_C0 > Select
  - Run > Load > Load Program...
  - Click Browse, select the IPU1 executable

ex01\_hello\ipu1\bin\debug\hello\_ipu1.xem4

- Load symbols on IPU1\_C1. With SYS/BIOS SMP, you only need symbols on the second core.
  - Cortex\_M4\_IPU1\_C1 > Select
  - Run > Load > Load Symbols...
  - Use same file as above. Usually, its already selected in dialog box.
- Restart IPU1\_C1
  - Run > Restart

# Running on IPU Processor (3/3)

- Run IPU1\_C1. It will just spin until Core 0 calls BIOS\_start.
  - Cortex\_M4\_IPU1\_C1 > Select
  - Run > Run
- Run IPU1\_C0 to main
  - Cortex\_M4\_IPU1\_C0 > Select
  - Run > Go Main
- You are now ready to proceed with the example.



# Running on EVE Processor (1/2)

- Load GEL file. Needed for programming the MMU.
  - CS\_DAP\_DebugSS > Select (must show all cores to see the DebugSS)
  - Tools > GEL Files
  - GEL Files (view) > GEL Files Panel (right side) > RMB > Load GEL...
     ex01\_hello/eve1/ex01\_hello\_eve1.gel
- Connect to EVE1
  - CortexA15\_0 > Select
  - Scripts > DRA7xx MULTICORE Initialization > EVE1SSCIkEnable\_API
  - CS\_DAP\_DebugSS > Select
  - Scripts > EVE MMU Configuration > ex01\_hello\_eve1\_mmu\_config
  - ARP32\_EVE\_1 > RMB > Connect Target
  - Run > Reset > CPU Reset

# Running on EVE Processor (2/2)

- Run host processor
  - CortexA15\_0 > Select
  - Run > Run
- Load program
  - ARP32\_EVE\_1 > Select
  - Run > Load > Load Program...
  - Click Browse, select the EVE1 executable

ex01\_hello\eve1\bin\debug\hello\_eve1.xearp32F

- Run to main
  - ARP32\_EVE\_1 > Select
  - Run > Go Main
- You are now ready to proceed with the example.
  - Note: Run EVE processor first, before running the peer processor.

# Running on HOST Processor

- Connect to HOST
  - CortexA15\_0 > RMB > Connect Target
- Connect, load, and run to main the peer processor before loading program on HOST.
- Load program
  - CortexA15\_0 > Select
  - Run > Reset > CPU Reset
  - Run > Load > Load Program...
  - Click Browse, select the HOST executable

ex01\_hello\host\bin\debug\hello\_host.xa15fg

- Run to main
  - CortexA15\_0 > Select
  - Run > Go Main
- Run HOST before running peer
  - Run > Run
- You are now ready to proceed with the example.

#### Extra Credit

- Here are some suggestions on extra credit tasks
- Inspect the SharedRegion module in ROV. Note the cache setting for SR #0.
- Inspect the MessageQ module in ROV. Use breakpoints before and after the reader creates the message queue. Look for the message queue in ROV.
- Set a breakpoint after the reader has received the first message. Let the writer continue. Use ROV to observe the messages in the queue.

Congratulations! End of Lab 1



