AM263Px Motor Control SDK  2025.00.00
bissc_interface.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2023-2026 Texas Instruments Incorporated
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions
6  * are met:
7  *
8  * Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10  *
11  * Redistributions in binary form must reproduce the above copyright
12  * notice, this list of conditions and the following disclaimer in the
13  * documentation and/or other materials provided with the
14  * distribution.
15  *
16  * Neither the name of Texas Instruments Incorporated nor the names of
17  * its contributors may be used to endorse or promote products derived
18  * from this software without specific prior written permission.
19  *
20  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31  */
32 
33 #ifndef BISSC_INTERFACE_H_
34 #define BISSC_INTERFACE_H_
35 
36 #ifdef __cplusplus
37 extern "C" {
38 #endif
39 
40 /* ========================================================================== */
41 /* Include Files */
42 /* ========================================================================== */
43 
44 #include "bissc_drv.h"
45 
46 /* ========================================================================== */
47 /* Macros & Typedefs */
48 /* ========================================================================== */
49 
54 #define BISSC_NUM_CH_PER_SLICE_MAX 3
55 
61 #define BISSC_NUM_ENCODERS_IN_DAISY_CHAIN_MAX 3
62 
63 /* ========================================================================== */
64 /* Structure Declarations */
65 /* ========================================================================== */
66 
73 typedef struct bissc_raw_data_s
74 {
75  volatile uint32_t pos_data_word0;
78  volatile uint32_t pos_data_word1;
81 
88 typedef struct bissc_enc_len_s
89 {
90  volatile uint8_t num_encoders;
94  volatile uint8_t data_len[BISSC_NUM_ENCODERS_IN_DAISY_CHAIN_MAX];
99 
106 typedef struct bissc_pos_data_res_s
107 {
112  volatile uint32_t pd_crc_err_cnt[BISSC_NUM_ENCODERS_IN_DAISY_CHAIN_MAX];
116  volatile uint8_t pos_data_otf_crc[BISSC_NUM_ENCODERS_IN_DAISY_CHAIN_MAX];
120 
128 typedef struct bissc_ctrl_res_s
129 {
130  volatile uint32_t ctrl_crc_err_cnt;
134  volatile uint8_t ctrl_cds_res;
137  volatile uint8_t ctrl_rcvd_crc;
140  volatile uint8_t ctrl_otf_crc;
144 
150 typedef struct bissc_periodic_trigger_cfg_s
151 {
152  uint8_t iep_cmp_event;
155  uint8_t iep_cap_event;
158  uint16_t reserved;
161  uint32_t iep_capture_reg;
164 
172 typedef struct bissc_pruicss_xchg_s
173 {
174  volatile uint8_t pos_crc_len;
178  volatile uint8_t rx_clk_freq;
182  volatile uint8_t ctrl_cmd_crc_len;
186  volatile uint8_t channel;
190  volatile uint8_t status[BISSC_NUM_CH_PER_SLICE_MAX];
194  volatile uint8_t primary_core_mask;
198  volatile uint8_t cycle_trigger[BISSC_NUM_CH_PER_SLICE_MAX];
203  volatile uint8_t measure_proc_delay;
208  volatile uint8_t opmode[BISSC_NUM_CH_PER_SLICE_MAX];
218  volatile uint8_t valid_bit_idx;
221  volatile uint8_t fifo_bit_idx;
225  volatile uint8_t ctrl_cmd_status[BISSC_NUM_CH_PER_SLICE_MAX];
229  volatile uint16_t proc_delay[BISSC_NUM_CH_PER_SLICE_MAX];
233  volatile uint32_t ctrl_cmd[BISSC_NUM_CH_PER_SLICE_MAX];
237  volatile uint32_t max_proc_delay;
249  volatile uint8_t execution_state[BISSC_NUM_CH_PER_SLICE_MAX];
253  volatile uint64_t register_backup[BISSC_NUM_CH_PER_SLICE_MAX];
257  volatile uint8_t bissc_re_measure_proc_delay;
261  volatile uint8_t has_safety[BISSC_NUM_CH_PER_SLICE_MAX];
270  volatile uint32_t encoder_timeout[BISSC_NUM_CH_PER_SLICE_MAX];
275  volatile uint32_t delay_100ms;
280  volatile uint64_t icss_clk;
285  volatile uint32_t iep_base_address;
294 
295 #ifdef __cplusplus
296 }
297 #endif
298 
299 #endif
bissc_pruicss_xchg::ctrl_cmd_crc_len
volatile uint8_t ctrl_cmd_crc_len
Definition: bissc_interface.h:182
bissc_pruicss_xchg::measure_proc_delay
volatile uint8_t measure_proc_delay
Definition: bissc_interface.h:203
bissc_raw_data::pos_data_word0
volatile uint32_t pos_data_word0
Definition: bissc_interface.h:75
bissc_ctrl_res
Structure defining BiSS-C Channel specific control communication results.
Definition: bissc_interface.h:129
bissc_pruicss_xchg::rx_clk_freq
volatile uint8_t rx_clk_freq
Definition: bissc_interface.h:178
bissc_periodic_trigger_cfg::iep_cap_event
uint8_t iep_cap_event
Definition: bissc_interface.h:155
bissc_enc_len
Structure defining BiSS-C position data lengths of connected encoders.
Definition: bissc_interface.h:89
bissc_periodic_trigger_cfg::iep_capture_reg
uint32_t iep_capture_reg
Definition: bissc_interface.h:161
bissc_pruicss_xchg
Structure defining BiSS-C PRU-ICSS shared memory interface.
Definition: bissc_interface.h:173
bissc_pruicss_xchg::channel
volatile uint8_t channel
Definition: bissc_interface.h:186
bissc_pruicss_xchg::primary_core_mask
volatile uint8_t primary_core_mask
Definition: bissc_interface.h:194
bissc_pruicss_xchg::iep_base_address
volatile uint32_t iep_base_address
Definition: bissc_interface.h:285
bissc_pos_data_res
Structure defining BiSS-C position data per channel.
Definition: bissc_interface.h:107
bissc_pruicss_xchg::fifo_bit_idx
volatile uint8_t fifo_bit_idx
Definition: bissc_interface.h:221
bissc_pruicss_xchg::valid_bit_idx
volatile uint8_t valid_bit_idx
Definition: bissc_interface.h:218
bissc_pruicss_xchg::bissc_re_measure_proc_delay
volatile uint8_t bissc_re_measure_proc_delay
Definition: bissc_interface.h:257
bissc_pruicss_xchg::max_proc_delay
volatile uint32_t max_proc_delay
Definition: bissc_interface.h:237
BISSC_NUM_CH_PER_SLICE_MAX
#define BISSC_NUM_CH_PER_SLICE_MAX
Maximum number of BiSS-C channels per PRU-ICSS slice (3 channels: ch0, ch1, ch2)
Definition: bissc_interface.h:54
bissc_raw_data::pos_data_word1
volatile uint32_t pos_data_word1
Definition: bissc_interface.h:78
bissc_enc_len::num_encoders
volatile uint8_t num_encoders
Definition: bissc_interface.h:90
bissc_ctrl_res::ctrl_crc_err_cnt
volatile uint32_t ctrl_crc_err_cnt
Definition: bissc_interface.h:130
BISSC_NUM_ENCODERS_IN_DAISY_CHAIN_MAX
#define BISSC_NUM_ENCODERS_IN_DAISY_CHAIN_MAX
Maximum number of BiSS-C encoders in daisy chain configuration per channel (3 encoders)
Definition: bissc_interface.h:61
bissc_ctrl_res::ctrl_cds_res
volatile uint8_t ctrl_cds_res
Definition: bissc_interface.h:134
bissc_pruicss_xchg::icss_clk
volatile uint64_t icss_clk
Definition: bissc_interface.h:280
bissc_ctrl_res::ctrl_otf_crc
volatile uint8_t ctrl_otf_crc
Definition: bissc_interface.h:140
bissc_raw_data
Structure defining BiSS-C Raw data received from encoder.
Definition: bissc_interface.h:74
bissc_periodic_trigger_cfg
Structure defining BiSS-C periodic trigger configuration.
Definition: bissc_interface.h:151
bissc_ctrl_res::ctrl_rcvd_crc
volatile uint8_t ctrl_rcvd_crc
Definition: bissc_interface.h:137
bissc_pruicss_xchg::delay_100ms
volatile uint32_t delay_100ms
Definition: bissc_interface.h:275
bissc_pruicss_xchg::pos_crc_len
volatile uint8_t pos_crc_len
Definition: bissc_interface.h:174
bissc_drv.h
bissc_periodic_trigger_cfg::reserved
uint16_t reserved
Definition: bissc_interface.h:158
bissc_periodic_trigger_cfg::iep_cmp_event
uint8_t iep_cmp_event
Definition: bissc_interface.h:152