Design Guide: TIDEP-01032 EtherCAT[®] Connected, Single-Chip, Dual-Servo Motor Drive Reference Design



Description

This reference design showcases the ability of the AM243x device to support a fully-integrated real-time servo motor drive control and industrial communication path. This path extends from receiving EtherCAT® CiA402 target commands for velocity, to performing closed-loop FOC velocity control of dual connected motors, to passing the actual velocity values back up to the EtherCAT PLC.

Resources

TIDEP-01032	Design Folder
AM243x MCU+ SDK	Tool Folder
AM243x LaunchPad [™]	Tool Folder
BLDC BP	Tool Folder
AM243x Academy	Training Materials



Ask our TI E2E[™] support experts

Features

- Support EtherCAT CiA402 device profile for motor velocity control
- Single-chip, dual-servo motor control
- BOOST-XL TI BoosterPack[™] Plug-in Module design - 80 digital and analog I/O compatible with AM2x LaunchPad[™] Development Kits
- Two axes of 3-phase BLDC motor drive with the DRV8316R 24 V, 8 A monolithic gate drive and amplifier bridges
- Two axes (6 channels) of 3-phase current feedback through AMC1035D Sigma-Delta modulator and INA241A current sense path
- Two axes of RS-485 based absolute encoder feedback supporting multiple industrial encoder standards

Applications

- Servo drive communication module
- Servo drive control module
- Servo drive position feedback
- Servo drive position sensor
- Servo drive power stage module







1 System Description

This reference design demonstrates the capacity of the AM243x device to facilitate a comprehensive real-time servo motor control and industrial communication route. This route begins with the receipt of EtherCAT CiA402 target commands for velocity, proceeds to the execution of closed-loop FOC velocity control of two connected motors, and concludes with the transmission of the actual velocity values back to the EtherCAT PLC.

1.1 Terminology

PLC	Programmable Logic Controller
FOC	Field-Oriented Control
EtherCAT	Ethernet for Control Automation Technology
CiA402	An EtherCAT Profile for Drives and Motion Control
RPM	Revolutions Per Minute
EnDAT 2.2	A digital, bidirectional interface standard for incremental and absolution position encoders
ICSS	Industrial Communication Subsystem
PRU	Programmable Real-time Unit
LP	LaunchPad™
SDFM	Sigma-Delta Filter Module
SDDF	Sigma-Delta Decimation Filtering
IPC	Inter-Processor Communication
IEP	Industrial Ethernet Peripheral
СМР	Event Comparator
ISR	Interrupt Service Routine
PWM	Pulse-Width Modulation
EPWM	Enhanced Pulse-Width Modulation

1.2 Key System Specifications

- 1. Supports EtherCAT CiA402 device profile for servo-motor velocity control
- 2. Single-chip dual-servo motor control
- 3. 50-kHz FOC loop for current and velocity control
- 4. Two axis (6 channels) of 3-phase sigma-delta modulated current feedback
- 5. Two axis EnDat 2.2 encoded absolute position feedback



2 System Overview

Figure 2-1 shows the setup for the TIDEP-01032 system.



Figure 2-1. System Setup





Figure 2-2. TIDEP-01032 Block Diagram

2.2 Design Considerations

The single-chip dual-axis servo motor drive implementation was architected around a central real-time path that is made up of the following:

- ICSSG1 EtherCAT client controller firmware
- ICSSG0 SDDF and EnDAT 2.2 decoding
 - Sigma-Delta filtering firmware with *Load Sharing* between RTU and PRU cores in PRU0 for phase current feed back from two directly connected motors
 - EnDat2.2 decoding firmware with *Loading Sharing* between RTU and PRU cores in PRU1 for angle, position, and speed feedback from two directly connected absolute encoders



- R5FSS1_0 EtherCAT client stack implementing CiA402 using FreeRTOS
- R5FSS0_0 and R5FSS0_1 Two independent closed-loop FOC capable of current, speed, or position closed-loop control for two directly connected motors with absolute encoders
- IPC Notify in the MCU+ SDK provides low-latency inter-core synchronization and communication
- EPWM Six channels of enhanced PWM peripherals to generate waveforms based on the output of two FOC loops





2.3 Highlighted Products

2.3.1 EnDAT 2.2 Interface

Table 2-1 shows the EnDAT 2.2 signal parameters.

Table 2-1. EnDAT 2.2 Signals (Two 4-wire encoders)

AM243x LP (PIN NUMBER)	BP CONNECTORS	BLDC BP	SIGNAL NAME						
GPIO1_78(C16)	J8.73	VSENSOR1_SW_EN	Encoder1 enable						
PRG0_PRU1_GPO0(L5)	J2.11	ENCODER_CLK1	Encoder1 clock						
PRG0_PRU1_GPO2 (M2)	J7.68	ENCODER_DATA_TX_EN1	Encoder1 TX enable						
PRG0_PRU1_GPO1(J2)	J7.67	ENCODER_DATA_TX1	Encoder1 TX						
PRG0_PRU1_GPO13(T4)	J8.71	ENCODER_DATA_RX1	Encoder1 RX						
GPIO1_77(B17)	J8.74	VSENSOR2_SW_EN	Encoder2 enable						
PRG0_PRU1_GPO6(F5)	J7.69	ENCODER_CLK2	Encoder2 clock						
PRG0_PRU1_GPO8(F4)	J6.57	ENCODER_DATA_TX_EN2	Encoder2 TX enable						
PRG0_PRU1_GPO12(P2)	J8.72	ENCODER_DATA_TX2	Encoder2 TX						
PRG0_PRU1_GPO11(P1)	J7.70	ENCODER_DATA_RX2	Encoder2 RX						

EnDat 2.2 Interrupts:

- hwiPrms.intNum = ICSSG_PRU_ENDAT_INT_NUM | ICSSG_PRU_ENDAT_INT_NUM+2;
- hwiPrms.callback = &pruEncoderIrqHandler | &pruEncoderIrqHandler2;

- Motor Control Loop (FOC) one core per motor

EnDat 2.2 Input Data Buffer:

• gEndatChInfo (in .gEncChData) in R5F_0_0 TCMB

ICSSG Pin MUX:

- Mode (ICSSG_GPCFG0_REG[29-26]: PR1_PRU0_GP_MUX_SEL = 1h)
- ICSSG_SA_MX_REG[7] G_MUX_EN = 0

2.3.2 SDFM Interface

Figure 2-4 illustrates the clock source distribution and Table 2-2 shows the SDFM signals.



Figure 2-4. Clock Source Distribution

AM243x LP (PIN NUMBER)	BP CONNECTORS	BLDC BP	SIGNAL NAME
PRG0_PRU0_GPI1(J4)	J4.32	SDFM Current High A1	SDFM Current High A1
PRG0_PRU0_GPI3(H1)	J2.19	SDFM Current High B1	SDFM Current High B1
PRG0_PRU0_GPI5(F2)	J2.13	SDFM Current High C1	SDFM Current High C1
PRG0_PRU0_GPI7(E2)	J5.44	SDFM Current High A2	SDFM Current High A2
PRG0_PRU0_GPI8(H5)	J2.15	SDFM Current High B2	SDFM Current High B2
PRG0_PRU0_GPO11(L1)	J2.12	SDFM Current High C2	SDFM Current High C2

Table 2-2. SDFM Signals

SDFM Clock:

- PRG0_PRU0_GPO19(G2) \rightarrow SYNC0 SDFM CLOCK_OUT1(J5.45) \rightarrow SDFM_CLOCK_SOURCE[1|2] (TP31)
 - AMC_CLKIN_A1, AMC_CLKIN_B1, AMC_CLKIN_C1, PR0_PRU0_SD0_CLK(J4.33), PR0_PRU0_SD1_CLK(J4.31), PR0_PRU0_SD2_CLK(J2.17)
 - AMC_CLKIN_A2, AMC_CLKIN_B2, AMC_CLKIN_C2, PR0_PRU0_SD3_CLK(J5.48), PR0_PRU0_SD6_CLK(J1.5), PR0_PRU0_SD7_CLK(J2.14)

SDFM Interrupts:

- hwiPrms.intNum = ICSSG_PRU_SDDF_INT_NUM | ICSSG_RTU_SDDF_INT_NUM;
- hwiPrms.callback = &pruSddflrqHandler | &rtuSddflrqHandler;

SDFM Input Data Buffers:

- gSddfChSamps[0-2] (in .gSddfChSampsRaw) in TCMB of R5F_0_0 for motor 1
- gSddfChSamps[3-5] (in .gSddfChSampsRaw) in TCMB of R5F_0_1 for motor 2

2.3.3 EPWM Interface

Table 2-3 and Table 2-4 show the EPWM0-2 Signal Motor 1 and EPWM3-5 Signal Motor 2 data, respectively.

Table 2-3. EP WWW-2 Signal Motor 1									
AM243x LP (PIN NUMBER)	BP CONNECTORS	BLDC BP	SIGNAL NAME						
GPIO1_64(B16)	J5.49	nPWM_EN_M1	DRV1 enable						
GPMC0_AD8(U18)	J4.36	DRV1 EPWM High C	DRV1 PWM High C						
GPMC0_AD9(U20)	J4.35	DRV1 EPWM Low C	DRV1 PWM Low C						
GPMC0_AD5(T20)	J4.38	DRV1 EPWM High B	DRV1 PWM High B						
GPMC0_AD6(T18)	J4.37	DRV1 EPWM Low B	DRV1 PWM Low B						
GPMC0_AD3(V21)	J4.40	DRV1 EPWM High A	DRV1 PWM High A						
GPMC0_AD4(U21)	J4.39	DRV1 EPWM Low A	DRV1 PWM Low A						

Table 2-3. EPWM0-2 Signal Motor 1

Table 2-4. EPWM3-5 Signal Motor 2

AM243x LP (PIN NUMBER)	BP CONNECTORS	BLDC BP	SIGNAL NAME
GPIO1_65(B15)	J5.50	nPWM_EN_M2	DRV2 enable
FSI_TX0_CLK (P21)	J8.79	DRV2 EPWM High C	DRV2 PWM High C
FSI_TX0_D0(Y18)	J8.80	DRV2 EPWM Low C	DRV2 PWM Low C
TEST_LED3_RED(D1)	J8.75	DRV2 EPWM High B	DRV2 PWM High B
TEST_LED4_GREEN(F3)	J8.76	DRV2 EPWM Low B	DRV2 PWM Low B
TEST_LED1_GREEN(U19)	J8.77	DRV2 EPWM High A	DRV2 PWM High A
FSI_RX0_D1(V20)	J8.78	DRV2 EPWM Low A	DRV2 PWM Low A

EPWM Setting (init_pwms):

- Configure the SYNCI, SYNCO mapping to tie the three PWM groups together
- Have PWM0 SYNC from Time Sync Router 38
 - CSL_REG32_WR(CSL_TIMESYNC_EVENT_INTROUTER0_CFG_BASE + ((38 × 4) + 4), (0x10000 | 29));
- Time Sync Router input 29 (ICSSG1 IEP0 SYNC0) \rightarrow Time Sync Router output 38
 - CSL_REG32_WR(CSL_CTRL_MMR0_CFG0_BASE + CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL, (2 << CSL_MAIN_CTRL_MMR_CFG0_EPWM0_CTRL_SYNCIN_SEL_SHIFT));
 - TIMESYNC_INTRTR0_IN_29: PRU_ICSSG1_PR1_EDC0_SYNC0_OUT_0 (IEP0 sync event 0)
 - timesync_event_introuter_out_38: epwm0_sync.input2
 - TI E2E: [FAQ] AM64x: What is the Time Sync Router for? How do I use it?
- Have PWM3 SYNC from Time Sync Router 39
 - CSL_REG32_WR(CSL_CTRL_MMR0_CFG0_BASE + CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL, (2 << CSL_MAIN_CTRL_MMR_CFG0_EPWM3_CTRL_SYNCIN_SEL_SHIFT));
 - Time Sync Router input 29 (ICSSG1 IEP0 SYNC0) → Time Sync Router output 39
 - CSL_REG32_WR(CSL_TIMESYNC_EVENT_INTROUTER0_CFG_BASE + ((39 × 4) + 4), (0x10000 | 29));
 - TIMESYNC_INTRTR0_IN_29: PRU_ICSSG1_PR1_EDC0_SYNC0_OUT_0 (IEP0 sync event 0)
- timesync_event_introuter_out_39: epwm3_sync.input2
- Have PWM6 SYNC from Time Sync Router 40
 - CSL_REG32_WR(CSL_CTRL_MMR0_CFG0_BASE + CSL_MAIN_CTRL_MMR_CFG0_EPWM6_CTRL, (2 << CSL_MAIN_CTRL_MMR_CFG0_EPWM6_CTRL_SYNCIN_SEL_SHIFT));

- Time Sync Router input 29 (ICSSG1 IEP0 SYNC0) \rightarrow Time Sync Router output 40
 - CSL_REG32_WR(CSL_TIMESYNC_EVENT_INTROUTER0_CFG_BASE + ((40 * 4) + 4), (0x10000 | 29));
 - TIMESYNC_INTRTR0_IN_29: PRU_ICSSG1_PR1_EDC0_SYNC0_OUT_0 (IEP0 sync event 0)
 - timesync_event_introuter_out_40: epwm6_sync.input2
 - Force SW sync for EPWM0. Other PWMs are synchronized through hardware synchronized daisy-chain
 - Epwm_tbTriggerSwSync(gEpwm0BaseAddr);
 - HW_WR_FIELD16(((gEpwm0BaseAddr + PWMSS_EPWM_OFFSET))
 - + PWMSS_EPWM_TBCTL), PWMSS_EPWM_TBCTL_SWFSYNC,
 - (uint16_t)PWMSS_EPWM_TBCTL_SWFSYNC_FORCE_SYNC);
- Set EPWM to 50 kHz:
 - appEpwmCfg.epwmOutFreq = gEpwmOutFreq;
 - App_epwmConfig(&appEpwmCfg, &epwm2PrdVal, &epwm2CmpAVal);

EPWM0 Interrupt:

- hwiPrms.intNum = EPWM0_INTR;
- hwiPrms.callback = &App_epwmIntrISR;

EPWM0 Output Data:

• gEpwmPrdVal

2.3.4 ICSS-PRU IEP

The following parameters apply for the IEP CMP setup:

- 50-kHz EPWM cycle time
- 50-kHz FOC loop update (In EnDAT ISR)
- SYNC_OUT0 from EtherCAT Client (ICSSG1) to Sync EPWM clock
- PRU_ICSSG0 IEP0 period is set to 6000 (30000000/50000)
 - It is also the EPWM period
 - PRU_ICSSG IEP0 based address is 0x3002E000
- Setup CMP4 to trigger Sigma Delta encoded current feedback data sampling:
 - One CMP4 in per IEP or EPWM period: 10us (defined in gTestSdfmPrms.firstSampTrigTime)
 - Set in initPruSddf
- Set up CMP3 and CMP6 to trigger EnDAT 2.2 encoded position feedback data sampling:
 - One CMP3 and CMP6 in per IEP or EPWM period: 3000 ns (defined in endat_periodic_interface.cmp3 and endat_periodic_interface.cmp6)
 - Set in endat_config_periodic_mode

2.3.5 EtherCAT CiA402 Velocity Control

Target Velocity (EtherCAT controller \rightarrow EtherCAT subordinate \rightarrow AL243x LP):

- gCurTargetVelocity[3] (in .gEtherCatCia402) in non-cached on chip RAM
- Set by EtherCAT controller via GUI
- Transmitted to EtherCAT subordinate
- Saved to gCurTargetVelocity[3] via EC_SLV_APP_CSV
- Used in pruEncoderIrqHandler or pruEncoderIrqHandler2 for velocity control

Actual Velocity (EtherCAT controller \leftarrow EtherCAT subordinate \leftarrow AL243x LP):

- gCurActualVelocity[3] (in .gEtherCatCia402) in non-cached on chip RAM
- Saved to gCurTargetVelocity[3] by pruEncoderIrqHandler or pruEncoderIrqHandler2 for actual velocity
- Transmitted to EtherCAT controller via EC_SLV_APP_CSV
- Displayed in GUI by EtherCAT controller



3 System Design

R5F_0_1 Initialization

Use the following steps to initialize **R5F_0_0 for motor 1** (single_chip_servo_remote_core_start):

- 1. Set up GPIO pin direction and initial values (init_gpio_state)
- 2. Disable EPWM (enable_pwm_buffers)
- 3. Set up EPWM frequency and interrupt for motor 1 (init_pwms)
- 4. Set up ICSSG0 PRU1 for EnDAT 2.2 motor 1 (channel 0, init_encoder)
 - Configure g_mux_en to 1 in ICSSG_SA_MX_REG Register. HW_WR_REG32((CSL_PRU_ICSSG0_PR1_CFG_SLV_BASE+0x40), (0x80))
 - Register & enable ICSSG EnDat PRU FW interrupt
 - Interrupt number: ICSSG_PRU_ENDAT_INT_NUM
 - Callback function: pruEncoderIrqHandler
 - Set up the EnDat 2.2 parameters
 - gEndat_multi_ch_mask = ENDAT_MULTI_CH0 | ENDAT_MULTI_CH2;
 - gEndat_is_multi_ch = CONFIG_ENDAT0_MODE & 1;
 - gEndat_is_load_share_mode = CONFIG_ENDAT0_MODE & 2;
 - Initialize ICSSG0 PRU1 (endat_pruss_init)
 - Initialize the encoder using the encoder driver API (endat_init)
 - Configure the encoder using the encoder driver API (endat_config_multi_channel_mask)
 - Configure Delays based on the ICSSG frequency
 - Load and run the EnDat 2.2 PRU FW to ICSSG0 PRU1 (endat_pruss_load_run_fw)
 - Check initialization ack from firmware, with a timeout of 5 second (endat_wait_initialization)
 - Set default frequency to 16 MHz for 2.2 encoders (endat_init_clock)
 - Set propagation delay to make 16 MHz work at 300-MHz PRU (endat_handle_prop_delay(priv, 265))
 - SetsEnDat 2.2 FW to periodic triggering (endat_config_periodic_trigger)
 - Configures parameters for EnDat 2.2 FW periodic mode (endat_config_periodic_mode)
 - IEP0 CMP3 event for channel 0 (3000ns from start of PWM period)
 - IEP0 CMP6 event for channel 2 (3000ns from start of PWM period)
 - Start receiving EnData 2.2 data (endat_handle_rx)
- 5. Set up ICSSG0 PRU0 for SDFM for motor 1 (init_sddf)
 - Initialize IEP0, configure SYNC0 SD clock (init_IEP0_SYNC)
 - Initialize ICSSG0 PRU0 (initIcss)
 - Register and enable ICSSG SDFM RTU FW interrupt
 - Interrupt number: ICSSG_RTU_SDDF_INT_NUM
 - Callback function: rtuSddfIrqHandler
 - Initialize RTU/PRU core for SDFM (initPruSddf)
 - RTU sample base address: gTestSdfmPrms.samplesBaseAddress
 - PRU sample base address: gTestSdfmPrms.samplesBaseAddress+0x80
 - Start IEP0 (start_IEP0)
 - Force SW sync for EPWM0. Other PWMs are synchronized through hardware sync daisy-chain (EPWM_tbTriggerSwSync)
 - Disable the EPWM output buffer (enable_pwm_buffers)
- 6. Initialize the parameters for FOC (init_pids)
- 7. Enable the EPWM output buffers for motor 1 (enable_pwm_buffers(TRUE))

R5F_0_1 Initialization

Use the following steps to initialize **R5F_0_1 for motor 2** (single_chip_servo_remote_core_start):

- 1. Set up EPWM frequency and interrupt (init_pwms) for motor 2
- 2. Register and enable ICSSG EnDat PRU FW interrupt for motor 2
 - Interrupt number: ICSSG_PRU_ENDAT_INT_NUM+2
 - Callback function: pruEncoderIrqHandler2
- 3. Register & enable ICSSG SDFM PRU FW interrupt for motor 2



- Interrupt number: ICSSG_PRU_SDDF_INT_NUM
- Callback function: pruSddflrqHandler
- 4. Initialize the parameters for FOC (init_pids)

Set up Interrupts

Use the following instructions to set the Interrupts and Handlers:

EPWM interrupt (50 kHz), ISR - App_epwmIntrISR (Motor 1) or App_epwmIntrISR2 (Motor 2)

Clear the EPWM interrupt

SDFM interrupts (50 kHz), ISR - rtuSddfIrqHandler (Motor 1) or pruSddfIrqHandler (Motor 2)

- From sample 8192 to 16384, compute the SDFM channel offsets (0–2 or 3–5). The SDFM channel offsets are used in the FOC loop when PRECOMPUTE LEVEL == NO PRECOMPUTE
- At sample 16384, write EPWM for Phase A, Phase B, and Phase C to lock the rotor to electrical 0 and disable SDFM interrupts
- Clear interrupt at source

EnDAT 2.2 interrupt (50 kHz), ISR – pruEncoderIrqHandler (for Motor 1)

- 1. Clear interrupt at source
- 2. For sample 0 8192 doing nothing
- 3. For sample 8193–16383:
 - Calculate mechanical and electrical angle offset (localEnDatGetSingleMulti)
- 4. For sample 16384:
 - Find the average of the mechanical and electrical angle offset
 - Turn off all phases
 - Save the mechanical and electrical angle offset
- 5. For sample after 16384:
 - Start FOC loop and unlock the rotor
 - Get the latest mechanical theta and multiturn position from the encoder (localEnDatGetSingleMulti)
 - Use calculated offset from electrical 0, 4 pole pairs
 - Running FOC loop to compute the space vector
 - Write next CMPA values. Swap cmp0 and cmp2 because the HW connect EPWM0 to Phase C and EPWM2 to Phase A
 - EPWM0 is actually uses EHRPWM2; EPWM1 is using EHRPWM1 and EPWM2 is using EHRPWM0
 - See the EPWM settings in example_syscfg of single_chip_servo_am243x-lp_r5fss0-0_nortos_ti-armclang for details



System Design

ŵ	ccs_w	/s_1200_08040017_am2	43x_motor_dual_co	e_demo_m2 - single_chip_servo_am243x-lp_r5fss	0-0_nortos_ti-arm-clang/example.syscf	g - Code Composer S	_		I	×
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew <u>N</u> avigate	<u>P</u> roject <u>R</u> un Scri	pts <u>W</u> indow <u>H</u> elp						_
1 🗖	•	🖷 🖻 🐐 🕇 🛛	월 ▼ 🐔 ▼ 💋	▾! 🖓 🔲 !∜ ⊂* 🗘 ▾ ➪ ▾			Q	: 🖻		*
8	🔓 sir	ngle_chip_servo.c	😽 example.syscfg	×				-	- 8	8
6		R5I	R5FSS1-0				2			
 8		- Type Filter Text		ä	\odot		8			
				÷	*3		- 🕀			
0	8:	Clock	1/1 🛇 🕀	EPWM (3 Added)		⊕ADD	î≣ R	EMOVE	ALL	
N	E	Debug Log	1/1 🔮 🕀					,	ń	
	ш	MPU ARMv7	13/16 🔗 🕀							
		RAT	\oplus	Sepwm1				1	Ō	
		TIMER	\oplus	SEPWM2				ſ	Ô	
		 TI DRIVERS (22) 	0							
			(+)	Name	EPWM0					
		CRC	Ð	EPWM	EHRPWM2			-	0	
		DDR	(†)	Preferred Voltage	Any					
		ECAP	÷	Signals 1	Pins	Pul	I Up/D	own	Rx	
		EPWM	3 🕑 🕀			Pul	l Up	T		
		EQEP	\oplus	Output Channel A(EHRPWM2_A)	Any(U18)	▼ No	Pull	•		
		FSI_RX	\oplus	Output Channel B(EHRPWM2_B)	Any(U20)	• No	Pull	*		
		FSI_TX	\oplus	SYNC IN	Any	▼ No	Pull	-	\checkmark	
		GPIO	13 📀 🕀	SYNC OUT	Any	▼ No	Pull	-		
		GTC	\oplus						_	
		12C	\oplus	Other Dependencies					^	
		IPC	1/1 🔮 🕀							
		MCAN	1							
		MUSPI								
		OSPI	Ð							
		DOPT	Ð							
		PRIL(ICSS)	1 🐼 🕀							
		UART	· 🗸 🐨							
		UDMA	÷							
		WIDT	~							
					8.					

Figure 3-1. EPWM Settings for Motor 1

EnDAT 2.2 interrupt (50 kHz), ISR - pruEncoderIrqHandler (for Motor 2)

- Clear interrupt at source
- For sample 0–8192 doing nothing
- For sample 8193–16383:
 - Calculate mechanical and electrical angle offset (localEnDatGetSingleMulti)
- For sample 16384:
 - Find the average of the mechanical and electrical angle offset
 - Turn off all phases
 - Save the mechanical and electrical angle offset
- For sample after 16384:
 - Start FOC loop and unlock the rotor
 - Get the latest mechanical theta and multi-turn position from the encoder (localEnDatGetSingleMulti)
 - Use calculated offset from electrical 0, 4 pole pairs
 - Running FOC loop to compute the space vector
 - Write next CMPA values. Swap cmp0 and cmp2 because the HW connect EPWM0 to Phase C and EPWM5 to Phase A
 - EPWM0 is actually uses EHRPWM5; EPWM1 is using EHRPWM4 and EPWM2 is using EHRPWM3
 - See the EPWM settings in example_syscfg of single_chip_servo_am243x-lp_r5fss0-1_nortos_ti-arm-clang for details

TEXAS INSTRUMENTS www.ti.com

ŵ	😚 ccs_ws_1200_08040017_am243x_motor_dual_core_demo_m2 - single_chip_servo_am243x-lp_r5fss0-0_nortos_ti-arm-clang/example.syscfg - Code Composer S 🛛 🗙										
<u>F</u> ile	File Edit View Navigate Project Run Scripts Window Help										
i 📬	• H) 🐚 🖳 🖓 🕶 🛿	0 - 🐔 - 🔎	🔗 ▾! 🖓 🔲 ! ♥ <> ♥ 🗢 ▾ <> ▼			Q	. i E	8 🖪	物	
8	<table-cell> sir</table-cell>			- 5	8						
ß	R5FSS0-0 R5FSS0-1 R5FSS1-									2	
8		- Type Filter Text	Ú <	、章	5	•••	8				
<u>8</u>		▼ TI DRIVER PORTIN	IG LAYER (<u> </u>		₽	
8	8-	Clock	1/1 🥑 🕀	EPWM (4 Added)		(+) ADI		REMOV	EALL		
s?		Debug Log	1/1 🔮 🕀	SEPWM3_OUTA					Ō		
		MPU ARMv7	13/16 🕑 🕀	C EPWM4					÷		
		TIMER	(+)						U		
		 TI DRIVERS (22) 	0	Sepwm5					Ō		
		ADC	\oplus	SEPWM3_OUTB					Ô		
		BOOTLOADER	\oplus	Name	EDWINE						
		CRC									
		ECAP	(+)	EF WW					<u> </u>		
		EPWM	4 🐼 🕀	Preferred Voltage	Ally		D				
		EQEP	÷	🗹 Signals 📬	Pins		Pull Up/	Jown	RX		
		FSI_RX	\oplus	Output Channel A(EHRPWM8 A)	U19	- €	No Pull	*			
		FSI_TX	÷	Output Channel B(EHRPWM8 B)	Any(V20)		No Pull	-			
		GPIO	(+)		Any	~	No Pull	-	\checkmark		
		12C	÷	SYNC OUT	Any	*	No Pull	*			
		IPC	1/1 🥑 🕀								
		MCAN	\oplus	Other Dependencies					^		
		MCSPI	\oplus								
		OSPL	(+)								
		PCIE	Ð								
		PRU (ICSS)	÷								
		UART	1 🔮 🕀								
		UDMA	\oplus								
		WINT			6						

Figure 3-2. EPWM Settings for Motor 2



4 Hardware, Software, Testing Requirements, and Test Results

4.1 Hardware Requirements

The following equipment is required to test this reference design:

- One Microsoft® Windows® personal computer (PC) with TwinCAT automation software installed
- One LP-AM243 Evaluation board | TI.com
- One BP-AM2BLDCSERVO AM2x Brushless-DC (BLDC) Servo Motor BoosterPack
- Two BLY342D-48V-3200 Anaheim Automation 3-phase Brushless DC motors
- Two ROQ-437 EnDat2.2 Encoders with cables

TI AM243x LaunchPad™ (1)

Dual Axis BLDC Motor Drive BoosterPack[™] (1)

BLY342D-48V-3200 Anaheim Automation 3-Phase Brushless DC motors (20

> ROQ-437 EnDat2.2 Absolute Encoder w/cable (2)

Daisy Chain EtherCAT Cables to Connect to EtherCAT_© Main Controller and/or Other EtherCAT_© Subordinates



Figure 4-1. System Hardware Configuration



Figure 4-2. Dual Motor Drive System Setup





Figure 4-3. AM243x LP Rev A and BLDC BP E2





Figure 4-4. BLDC BP E2 Connectors for Motor 1 and Motor 2









STAR CONFIGURATION



Axis 2 – Power, Motor Drive

Figure 4-5. Star Configuration for Motor 1 and Motor 2



Figure 4-6. EtherCAT Connected Motor Control Setup







BOOTMODE 1-8 (SW4) QSPI BOOT MODE

Figure 4-7. AM243x LP Power, JTAG, and Boot Mode



4.2 Software Requirements

To explore the reference design source code, download and install the Motor Control SDK 09.01.00.xx at C:\ti\motor_control_sdk_am243x_09_01_00_xx. In Motor Control SDK 09.01.00, the tidep_01032_dual_motor_drive holds the source code of the reference design.

Import and build the system project from

C:\ti\motor_control_sdk_am243x_09_01_00_xx\examples\tidep_01032_dual_motor_drive\single_chip_servo\am 243x-lp\system_freertos_nortos. The project has 3 sub-projects:

- C:\ti\motor_control_sdk_am243x_09_01_00_xx\examples\tidep_01032_dual_motor_driv e\single_chip_servo\am243x-lp\system_freertos_nortos \r5fss0-0_nortos (single_chip_servo_am243x-lp_r5fss0-1_nortos_ti-arm-clang: motor drive code for axle 1)
- C:\ti\motor_control_sdk_am243x_09_01_00_xx\examples\tidep_01032_dual_motor_driv e\r5fss0-1_nortos (single_chip_servo_am243x-lp_r5fss0-1_nortos_ti-arm-clang: motor drive code for axle 2)
- 3. C:\ti\motor_control_sdk_am243x_09_01_00_xx\examples\tidep_01032_dual_motor_driv e\r5fss1-0_freertos (ethercat_slave_cia402_demo_am243x-lp_r5fss1-0_freertos_ti-arm-clang: EtherCAT CiA402 client code)

4.3 Test Setup

This section provides instructions for how to load and run the test software:

After importing and building the system project, the executable binary files for R5F_0_0, R5F_0_1 and R5F_1_0 appear in the CCS workspace directory: C:\ti\ccs_ws_1250_am243x_mcsdk_09.01.00.01

- 1. Connect to the target AM243x LP using the target configuration file
- 2. Load and Run Motor Control 1 R5F_0_0
 - Halt R5F_0_0
 - Load and run single_chip_servo_am243x-lp_r5fss0-0_nortos_ti-arm-clang
 - · Motor 1 is supposed to start spinning at 120 RPM

😑 eze, su, 1200, 58040017, am243e, motor, dual, core, dame, m2 - Source net fecend, - Code Composer Itudie	0				2	σ×
He Edit Vew Broject Jools Bun Scripts Window Help						
12・21 12 12 12 12 12 12 12 12 12 12 12 12 1	- IAIDI#*				Q.	1010
to Detvig X	E a 1 ^m O manue & bor	essions III Registers 🐁 Breskpoints 🗴		* • W	S RAIDES!	41 =
 W MARLI, U. Pag, Juandi Costel (Cand Comparis Robustin - Device Robusting) This is interment SISTI URI Robusting Product (SMRA, Conse, 35, 3, 3, 3, 5, 5, 5, 7, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 35, 1, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 35, 1, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 35, 1, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 35, 1, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 31, 1, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 31, 1, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 31, 1, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 31, 1, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 31, 1, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 31, 1, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 31, 1, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 31, 1, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 31, 1, 10) This is interment SISTI URI Robusting Product (SMRA, Conse, 31, 1, 10) This is interment SISTI URI Robusting Product (SMRA, SMRA, 11, 10) This is interment SISTI URI Robusting Product (SMRA, SMRA, 11, 10) This is interment SISTI URI Robusting Product (SMRA, SMRA, 11, 10) This is interment SISTI URI Robusting Product (SMRA, SMRA, 11, 10) This is interment SISTI URI Robusting Product (SMRA, SMRA, 11, 10) This is interment SISTI URI Robusting Product (SMRA, SMRA, 11, 10) This is interment SISTI URI Robusting Product (SMRA, SMRA, 11, 10) This is interment SISTI URI Robusting Product (SMRA, SMRA, 11, 10) This is interment SISTI URI	· Identity	Kanu	Cendition	Court	Adapt .	
Det x						
Break at eddress "De44" with no debug information available, or outside of program code.						
© Consile × C015uki Console Lingle chip, serve, am203i-lo gattern freetos, notos)				x 0 9 🕷		
Coll/ccs1000/ccs/wtlls/bla/gaske C Coltifics_us_l000_08040017_ad260.mstor_dual_core_deep nou puts set fattes/refer plus_sets_macks_et as ap 37 cc_too_moctes/refer fatfes/as/asd gask[]] fottering directory ('critics_us_200_080406012_ad200,orc_dual_core_deex_ad2sig gask[]] fottering directory (<pre>collsingle_chip_servo_mel43x-lp_system_freertos_nor /romsiler/Hi-ogt-arellaw_2.3.0.1th CCL_INSTALL_CHI gip_chip_servo_mel43x-lp_system_freertos_nortos¹</pre>	and a state of the state of the state	age gen DSTRAPE-single chip	serve_system PROFILE-Release		<u>-</u>
Their multi-core image: Release/imple_infp_serve_prytem.explange (111/01109/01/01/1011/01/01/01/01/01/01/01/01/01/0	elmagnden/wolticorelmagnden.jsdeviD 35out Bel p.marso.ms243x-lp.rffmd=1_nortos_ti-arm-tlang/Rel Nip_sero_ms243x-lp_rffmd=1_nortos_ti-arm-tlang/Rel	<pre>ctos -f mainfile_system_ccs_bootin bec()si/essidences CCL_INE_moDe=4 lesse/single_chip_serve_moinfiles_bp_r elesse/single_chip_serve_moinfiles_bp_r elesse/single_chip_serve_moinfiles_bp_r</pre>	esking Lenge/single_chip_servo_ SfuxB-1_mortor_ti-arm-clamg _r\$fss1-1_mortos_ti-arm-cla	aslá)x-lp_rffis0-0_vortos_ti-bra- rpro∦t/single_chip_servo_asl40 g.rpro∦7 ⇒> Releate/teop_stdout	Se-1::Updatas Avalidate Rele Updatas re avalidate for p Chit moder and incide	in a start and the second seco
Bost milit-tere imge: Beises/ingig hig area system.appings (citicaliteterioritalined/order (citicality), citicality, adding 0, 44, 00, 27 colstrees/worldition citing 0, 26, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20	elangmien/wulticorelangeden.jsdevID 55aut Ben p servo am2452-ip rifuet-1 nortes ti-arm-clang/Bei Nip_servo_am243v-ip_r5fssi-l_mortes_ti-arm-clang/Be o_am243v-ip_r5fssi-0_freertes_ti-arm-clang.rprc due	rtos -f malefile_system_ccs_bootm ecclval/wasizedvas CCL_IDE_ndor=4 lesseisingle_nik_serve_system_app maanistagle_nik_serve_ex242x-lp eleose/single_ohg_serve_ex242x-lp es mut exist	enktop Lenge/single_chip_servo_ SfuxB-1_mertor_ti-arm-clamg _rSfSs1-1_mortos_ti-arm-clam	add)x-lg_rifts0-0_eertes_ti-bra- rgroßt ./wingle_thp_serve_an00 ng.rproj7 >> Release/teep_stdout	Sa-12Updates Available Re24 Updates are available for yo CRC0 to review and install of Tet up Familia contrast	x an utborn of the







😌 111. jan. J 200, 5804007, jan 243a. januar, dual. joon, dema. jan 2 - single, chip. jan n. jan 246a-b; chied-b; juntos, ji-ann-cleng/meins - Casle Composer S	hele					14	σ	R
Ele Edit View Brigett Junit Bun Scripts Window Help	-						-	2
10 • 11 0 10 10 10 10 10 X 0 X 10 2 N 8 • 11 10 • • 0 • • 1 X 9 N • 1 X 0 (* • 14 10	CLAIM N					and the second second second	(ET)	0.0
to Delvg X E W J	° 0	nn variables 😤 Expressions	Registers · Freekpoints	×	· 5 3	1 = 1 E E E	41	- 0
	- alm	ldentty	76arrie	Condition	Count	Adim		
Cold amains X								
<pre>5 pt restar() 5 pt restar</pre>	aaa) ,	Speciest (SACOTAL))						
Pl Country N					MIA 6 MICE		-	
CD1 Build Comide (single_chip_serve_ambible-tp_system_trientos_nortes)					** 1 × 1 × 1001 100 1		1.446.532	511575
CVET/VCI1200/VCINETIUM/NYBARK - C CVET/VCI.M. 1000. MEMBED12. AND/N. AND	QADe-1p m_2.1.0 (_0)stee (Geo.js L-1_eert (s1-1_oo rertoi_t	Juster, fremtos portos -f 1.75 CCS INSTALL 208-CC/ti "freerias, nortos" devill 55out Belense/s ins tL-ane-clang/Melana/al Tins_tL-ane-clang/Melana/ L-ane-clang.aprc does not	wherfile_system_ccs_bo cccl200/ccs CC5_DET_PO (agle_chip_serve_system gis_chip_serve_se245- lingit_chip_serve_se245 seist	otinge_pro OUTWARE-single_s Of-dealstop applenge/Single_thio_se ig_offsablic_nerve_tic_eners w-Tp_offsalli_nerve_tic_eners	hlg_serve_system PROFILE-Weiense vo_swill-lg_rfstaß-@_nortas_li-me- meg_rargetriskigl_chag_arem_secta- clawg_rproff >>> Weienserteep_stdoct_Wei	Hypeletes Available Updates are available for y Cick to control and instal Set up <u>Seconder setter</u>	eur soffw spdates	×

Figure 4-9. Load and Run the R5F_0_0

- 3. Load and Run Motor Control 2 R5F_0_1
 - Halt R5F_0_1
 - Load and run single_chip_servo_am243x-lp_r5fss0-1_nortos_ti-arm-clang
 - Motor 2 is supposed to start spinning at 120 RPM

Els Eds View Review Tools Run Crists Window Male						-	σ×
Die nie Ten Dider fond Brit Nider Bush							
1日・1日日 日本スタル目 2月1日 4・24・14・スタパールログ・17日						Q	E 15 %
th Debug X E to 1 " D	(+)- Variables 🗙 👫	Expressions IIII Regis	ters 🎭 Breakpoints			800	
	Name toi-regiùi	Ţpe unknown	Value no location, value may	Location			
C man.c (R main.c): (R blanc(A) Slave(CA402c (R single_chip_servac (R single_chip_servac (R Application_6) Tess Instruments X invester sample_catap_servar_mann(vois *args);	D\$110 USB Debug Prob	e_DMAIN_Contex_R5_Q	1_Texas Instruments XD5110 US	8 Debug Probe_0/MAIN_C	ortex_R5_0_1_stack_frame_0		
40 int main()							
<pre>4 ///CC_INST(Meg. SECURITIES) 4 //CC_INST(Meg. SECURITIES) 4 //CC_INST(Meg. SECURITIES) 4 //COURT regists 4 //COURT</pre>	System (SUCCESS);						
50 Board_Init()1							
60 sligle_chtp_servo_mein(NULL); 10 Seard_delst(); 11 Seard_delst(); 12 Seard_delst();							
						in terminal second	
Console ×						16 ki 19 🗹 🖸 •	G
							1.0

Figure 4-10. Load and Run the R5F_0_1

- 4. Load and Run EtherCat CiA402 Client R5F_1_0
 - Halt R5F_1_0
 - Load and run ethercat_slave_cia402_demo_am243x-lp_r5fss1-0_freertos_ti-arm-clang
 - The EtherCat CiA402 client device is now ready to be detected by TwinCAT (PLC)



e	a_1200_38545017_a	nikle, mater, da	aljustejdannojmž-athanatji	lescia402.desc.and40a-1g./Wa	1-Oliverton, Damin Hang/EtherCAT, David, DA	ARIZA - I	Cole Compose Studie					- a ×
lie h	H Yes Project	Jools flun 5	outs Woden Help									0.00
			K # 34 5 # 5 0		3131310141410						and a first to an	
9 OB	g × Mills IR on book	Burnard Mode Co	announces Marchine - Device Herbo	inimal .	611-		whether the boundary of	Registers ** Designs	05 X	1 m	·	A NIGER AND INC
and the	Texes instruments Texes instruments Texes instruments in man() at latter in texes instruments Texes instruments Texes instruments	X03110 U38 Debu X05110 U38 Debu X05110 U38 Debu X05110 U38 Debu X05110 U38 Debu X05110 U38 Debu X05111 U38 Debu X05111 U38 Debu X05111 U38 Debu	Ig Hole, SMAIN, Corte, RJ, Ig Hole, SMAIN, Corte, RJ, Ig Hole, SMAIN, Corte, RJ, S, Jank, C. Markin, K. J. C. 200 (2011) (2014)	1997-0 1) (Rusmig) 2) Ouspended - 149 Bestgund) motol (aut, cale, den a vi2) after 1) Oscientedic (Uninovni 8) (Discontesta) (Discontesta)	લા, પ્રેલન, દાસ્ટીર, શેલમાં, કલ્પરેરીન છે, 951 ને દ્વા		(Berniy)			Concession Southern of	.com	
7.64	2 manz	R mane	B Brencht, Slave, Cil-452.c	×								- 0
• 270 E		distant.										
272	uintik t		selectedPruInstance	+ -01								
274 274 275	EL_SUV_MPF_SA	gellation,t	ApplicationInstance	+ (0)) + 054L_HERE_ROTRADE;								
296	The on instal	la la										
275	selectedTrain	atatus - Elli	DEFAULT PROTONS									
2368	if (L + arec)											
282 284 298 298	(char* in selected	nt - args(1); NuDectance -	strivil(inst, HULL, 0)									
288 337 268	1" Init usal (S4L_Init())	9										
2318	applicationIx	stance . select	tedProductance - select	ed ^a nuInstance;								
211	Task#_Paries_	isit(Replice	itionInstance-mainTures	dfaraa);								
254 254 255 255 255 255	applicationis applicationis applicationis applicationis applicationis	stance mainth stance mainth stance mainth stance mainth	vodParas, same readParas, stacktive readParas, stack readParas, priority conference residents	"Asia Terms"; HAIN TANK SITE BYTE;) (UATE TANK SITE BYTE;) (UATE TANK SITE BYTE;) (TANK PRIORITY LOWESTA;) (TANK PRIORITY LOWESTA;)	raaffill ands Machiles in mids, NaskStack_E:	street o	allet moves, using task	14°4 55944 77				
144	anelitestinete	status saints	reactions and	- Fundati (Barrel) i sarri ve Territar	Teat.							*
(C) Carr	av X										810.900 000	
COTEM	Concole (single, ch	ipjerie_eriezeai	(U)ytten Neertos_nartas)									
CONTRA	cs1200/ccs/wtil 5 SDK PATHOC://]: Interlag di	ls/bia/geake ti/ecc_plus_st motory "Cr/til	-C ((\titccs_et_1200_00 ds_aw241s_05_04_00_17_c L/Ct1_et_1200_00040017_ mala_stis_awcs_status	848817_skl43x_sotor_dual_ci 5_Yoni_BD07+Ci/ti/wik1200/ md43h_setor_dual_core_does	ore_dewo_withsingle_chip_serve_aw343 cra/tuals/toopille/ti-rgt-wesilws_2 c_w2/single_chip_terve_w443x-lp_ts	3e-tp_1 2.1.8.1 51568_f	tystem_freertos_sortos -f r5 ccs_butAul_BIN-E1\ti\ freertoi_surtos	unkefile_system_ccs, ccsl2000\ccs_CC5_DDf	_bootbange_gen _MODE-deaktop	Outhwre-single_chip_	servo_system PHOFILE+Release	
Critili clang/s	ccl200%ccs/tao Gleann/tingle_i	s/node/hode (1/tl/ecs plus idk ae24 145x-lg r5fax8-8 mortus	3x 00 04 00 17/tscls/boot/s ti-ere-clang.rpro04/si	wilticorelængeden/wilticorelængeder male chip serve æ043x-lp rtfax0-l	n.js	devil 58out Release/si ti-arm-clarg/Release/sin	ngle_chip_servo_syst Le_chip_servo_an24	ter.auilonge 3x-lp_r5fss8-1	/single_chia_serve_a mortes_ti-arm-clarg.	alik-lg_rSfss0-0_nortos_ti-ana- rproj0/single_chip_servo_am245s-ip	Opdates Available x
subufil filt	a system ccs bo /single_chip_st	onig_serve_mexis onlinege_mexis orve_me243er1p	EXI recipe for target [_rSfiil-0_freertos_tiv	all' falles www.claug/Release/tingls_t	Single_crup_serve_W2434-1p_r5fs11-	1.000	are-claig.rprs does not e	ntreformiteux/198	5e1x.15212221	1_H0+L05_L1+H+H+(1H)	E-budi ->> werese,reeDirmont_arra	Updates are available for your orthoare. Click to review and install updates.
enabel i	II are (MIT) to	The a										Set up Earlie de vatiens

Figure 4-11. Load and Run the R5F_1_0

4.4 Test Results

To evaluate the reference design, complete the following steps:

- 1. Download and install the TwinCAT on your Windows PC
- 2. Launch the TwinCAT automation software
- 3. Create an EtherCAT Project as shown in the TwinCAT software GUI:

New Project						?	×
Recent		Sort by: Default	• # 🗉		Search (Ctrl+E)		P
 Installed TwinCAT Measu TwinCAT Projec TwinCAT PLC TcXaeShell Solu Not finding what Open Visua 	tion typu are looking for?	TwinCAT XAE Pro	ject (XML format)	TwinCAT Projects	Type: TwinCAT Projects TwinCAT XAE System Manag Configuration	ger	
<u>N</u> ame:	TwinCAT Project8						
Location:	C:\Users\a0868762\D	ocuments\TcXaeShell		•	Browse		
Solution name:	TwinCAT Project8				Create directory for solution Add to Source Control	n	
					ОК	Cance	əl

Figure 4-12. Creating an EtherCAT[®] Project in TwinCAT



4. EtherCAT CiA402 – Scan the device by right clicking on *Devices* → *Scan* …). Use the following images to step through the process.

TwinCAT Project8 - TcXaeShell		7	P Quick Launch (Ctrl+Q) P = 8 ×
<u>Eile Edit View Project Build De</u>	bug TwinCAT PLC Team Scope Tools <u>Window H</u> elp		
0 · 0 8 · 🖞 · 😫 🖉 🖄	🗇 🙆 🤊 - 😌 - Release - TwinCAT RT (x64) - 🕨 Attach	- 1	- 🗊 🗡 🗊 🗰 🎎 🍩 🍹
Build 4024.35 (Loaded) 🔹 🖕 🔛	💶 🕏 🖄 🎯 🍡 🔏 TwinCAT Project8 🔹 <local> 🔹 🐙</local>		日本日 まです時日 山田。
Solution Explorer	→ # X		
○○☆哉・`◎・♂ ፆ			
Search Solution Explorer (Ctrl+:)	- م		
Solution TwinCAT Projects More TwinCAT Projects			
🗇 Ready		<u>0</u>	

Figure 4-13. Scan for EtherCAT[®] device in TwinCAT

TcXaeShell	×
HINT: Not all types of devices can be found automatically	/
OK Cancel	

Figure 4-14. Scan for EtherCAT[®] device in TwinCAT (2)

1 new I/O devices found	×
Device 2 (EtherCAT) [Ethernet (TwinCAT-Intel PCI Ethernet Adapter (Gigab]	OK Cancel Select All Unselect All

Figure 4-15. Scan for EtherCAT[®] device in TwinCAT (3)





EtherCAT drive(s) addec	1	×
Append linked axis to:	 NC - Configuration CNC - Configuration 	OK Cancel

Figure 4-17. Scan for EtherCAT[®] device in TwinCAT (5) 5. EtherCAT CiA402 – Device 1 (TI EtherCAT Toolkit CiA402 for AM243X.R5F) Found

TwinCAT Project8 - TrXaeShell		V P Quick La	unch (Ctrl+Q)
File Edit View Project Build Debug TwinCAT PLC Tex	em Scope Tools Window Help		
	Hease • IwinCAI KI (xb4) • • Attach•	- 1 F	- 1 MJ - MJ
Build 4024.35 (Loaded) 🔹 💂 🔛 🧕 🧧 🏹 🎯 💽 ঝ 🕵	TwinCAT Project8 • <local> • •</local>	1 1 1 1 1 1 1	= 11 : ? : 注口 合山。
Solution Explorer	- a ×		
0 0 🛱 - '0 - # 🖊 💻			
Search Solution Explorer (Ctrl+;)	- م		
MOULON PIC SAFETY C++ ANALYTICS V C++ Software Picture Picture Picture Picture P			
The Mappings			

Figure 4-18. An EtherCAT[®] device is found by TwinCAT



6. EtherCAT CiA402 - Change RxPDO (Motor 1) Target velocity to 240 (240 RPM)

TwinCAT Project8 - ToXaeShell	🕅 🧬 Quick Launch (Chri-	0) P = 6 ×
de følt View Project Build Debug TwinCAT PLC learn Scope Jools Wind ● • ● 18 • □ • 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1	w Help 6) • Itach• • [20] (clocal> • • • • • • • • • • • • • • • • • • •	-
Solution Explorer	Weicker Flags: • × Value: • Walke: • New Value: • Comment: •	
InfoData		 Add to Source Con

Figure 4-19. Change the Target Velocity for Motor 1 in TwinCAT

Set Value D	ialog	>
Dec:	240	OK
Hex:	0x000000F0	Cancel
Float:	3.3631163e-43	
Bool:	<u>Q</u> 1	Hex Edit
Binary:	F0 00 00 00	4
Bit Size:	○1 ○8 ○16 ●32 ○	64 ()?

Figure 4-20. Change the Target Velocity for Motor 1 in TwinCAT (2)







7. EtherCAT CiA402 – Change RxPDO (Motor 1) *Modes of Operation* to "9" (*Cyclic synchronous velocity mode*)



Figure 4-22. Change the Operation Mode for Motor 1 in TwinCAT

Set Value D	ialog	×
Dec:	9	ОК
Hex:	0x09	Cancel
Float:		
Bool:	<u>0</u> <u>1</u>	Hex Edit
Binary:	09	1
Bit Size:	○1 ●8 ○16 ○32 (64 ()?

Figure 4-23. Change the Operation Mode for Motor 1 in TwinCAT (2)

8. EtherCAT CiA402 – Change RxPDO (Motor 1) Controlword to "15" (Switch On | Enable Voltage | Quick Stop | Enable Operation)

kulid 4024.35 (Loaded) 🔹 🖕 🔛 🧧 📶 📽 🔨 🔞 💽 🖗 📜 % TwinCAT Pr	oject8 • <local></local>	•].]	· (祖) = 母 : ? : 件 O :	10
ution Explorer	TwinCAT Project	8 4 ×		
○ ☆ ☆ · `o · # ⊁ -	Variable Flags	Online		
rch Solution Explorer (Ctrl+;)	P • Value	0		
	* New Value:	ForceRelease	Write	
Top Device 2 ((therCAt)	Comment		· ·	
P Moties of operation I target position I target velocity I target velo				

Figure 4-24. Change the Controlword for Motor 1 in TwinCAT



Set Value D	lialog	×
Dec:	15	OK
Hex:	0x000F	Cancel
Float:		
Bool:	<u>0</u> <u>1</u>	Hex Edit
Binary:	0F 00	2
Bit Size:	○1 ○8 ●16 ○32 ○)64 ()?

Figure 4-25. Change the Controlword for Motor 1 in TwinCAT (2)

- 9. After changing this setting, the speed of Motor 1 changes from 120 RPM to 240 RPM
- 10. EtherCAT CiA402 Check TxPDO (Motor 1), make sure Velocity actual value is 240 (240 RPM)

0 - 0 8 - 0 - 2 H 2 X 0 0 7 - C - Release • Tw	nCAT RT (x64) • Attach	•		- \$P \$P \$\$ \$\$ \$\$
Solution 422-53 (Columbia)	 ♥ ♥ X TwinCAT Project8 ♥ X 			
Search Solution Explorer (Ctrl+:)	P - Value 240		1	
Grant State Grant Sta	A New Value 100		WH0	

Figure 4-26. Check the Actual Velocity for Motor 1 in TwinCAT

11. EtherCAT CiA402 - Change RxPDO_1 (Motor 2) Target velocity to 180 (180 RPM) 🖓 🧬 Quick La р _ 8 × TwinCAT Project8 - TcXaeShel Build Elle Elle Edit View Project Build Debug TwinCAT PLC Team Sc 🗑 아 아 이 1월 • 1일 + 😫 🔐 🍟 💢 🗗 🙆 🗍 키 • 연 • | Release Team Scope Tools Window Release • TwinCAT RT (x64) 1 • | 🗊 🗲 🗊 🚔 🍇 🍪 🧯 4024.35 (Loaded) 🔹 🚛 🔝 🔟 🔝 🌮 🔘 💽 🌠 Twi 0 G H • | 10 • # | # --Value Inputs New Value Release Write... Force..... Cutp InfoData Drive 1 (TI EtherCAT Toolkit CiA402 for AM243X.R5F) TxPDC TxPDO 1 TYPDO RxPDO 2 M-State InfoData NC-Task 1 SAF - Device 2 (EtherCAT)





12. EtherCAT CiA402 – Change RxPDO_1 (Motor 2) *Modes of Operation* to "9" (*Cyclic synchronous velocity mode*)



Figure 4-28. Change the Operation Mode for Motor 2 in TwinCAT

13. EtherCAT CiA402 – Change RxPDO_1 (Motor 2) Controlword to "15" (Switch On | Enable Voltage | Quick Stop | Enable Operation)



Figure 4-29. Change the Controlword for Motor 2 in TwinCAT

14. After the previous change, the target speed of motor 2 is 180 RPM



15. EtherCAT CiA402 - Check TxPDO1 (Motor 2), make sure Velocity actual value is 180 (180 RPM)



Figure 4-30. Check the Actual Velocity for Motor 2 in TwinCAT



5 Design and Documentation Support

5.1 Design Files

5.1.1 Schematics

There are two schematics related to this reference design:

To download the BLDC BoosterPack schematics, see the design files at BP-AM2BLDCSERVO Design Package.

To download the AM243x LaunchPad schematics, see the design files at LP-AM243 Design Package.

5.1.2 BOM

To download the bill of materials (BOM) for BLDC BP, see the design files at BP-AM2BLDCSERVO Design Package page

To download the bill of materials (BOM) for AM243x LP, see the design files at LP-AM243 Design Package

5.2 Tools and Software

Tools

CCSTUDIO	Code Composer Studio™ integrated development environment (IDE): download CCS 12.5.0 Version for Windows or Linux
ARM-CGT-CLANG	$\ensuremath{Arm}\xspace^{\ensuremath{B}\xspace}$ code generation tools - compiler: download TI ARM CLANG 3.2.0.LTS for Windows or Linux

SYSCONFIG Standalone desktop version of SysConfig: download SysConfig 1.18.0 for Windows or Linux

Software

AM243x Motor Control SDK	Motor Control SDK Windows Installer
AM243x Industrial Communication SDK	Industrial Communications SDK Windows Installer
AM243x MCU+ SDK	MCU PLUS SDK Windows Installer

5.3 Documentation Support

- 1. Texas Instruments, AM64x /AM243x Processors Silicon Technical Reference Manual
- 2. Texas Instruments, AM2x BLDC Servo Motor BoosterPack (BPAM2BLDCSERVO) EVM User's Guide

5.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

5.5 Trademarks

LaunchPad[™], TI E2E[™], and BoosterPack[™], and are trademarks of Texas Instruments. EtherCAT[®] is a registered trademark of Beckhoff Automation GmbH. Microsoft[®] and Windows[®] are registered trademarks of Microsoft Corporation. All trademarks are the property of their respective owners.

6 About the Author

MING WEI (MGTS) is a senior software engineer at Sitara MCU, where he develops and supports the Processor SDK RTOS/MCU+ SDK/Motor Control SDK for Sitara MPU/MCU and the DSP families of SOC devices. Ming brings his extensive experiences and knowledge in motor control, real-time systems, signal processing, and code optimization to this role. Ming earned B.Sc., M.Sc., and Ph.D. in computer sciences from Xi'an Jiao-tong University and University of North Texas respectively.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated