32 #ifndef _IEC60730_USER_CONFIG_H_
33 #define _IEC60730_USER_CONFIG_H_
45 #define JUMP_TO_FAILSAFE 1
93 #define MAIN_CLOCK_FREQUENCY_1MHz
111 #define MAIN_CLOCK_DIVIDER 1
117 #define LFXT1_FREQUENCY 32768
118 #define LFXT1_FREQUENCY_DIVIDER 1
123 #define PERCENT_FREQUENCY_DRIFT 7
136 #if defined(__MSP430F5529__)
137 #define RAM_START_ADDRESS 0x2400
138 #define RAM_SIZE 0x1FF0
139 #define STACK_SIZE 160
140 #elif defined(__MSP430G2553__)
141 #define RAM_START_ADDRESS 0x0200
142 #define RAM_SIZE 0x01F0
143 #define STACK_SIZE 80
144 #elif defined(__MSP430FR5739__)
145 #define RAM_START_ADDRESS 0x1C00
146 #define RAM_SIZE 0x03F0
147 #define STACK_SIZE 160
148 #elif defined(__MSP430FR2633__)
149 #define RAM_START_ADDRESS 0x2000
150 #define RAM_SIZE 0x0FF0
151 #define STACK_SIZE 160
152 #elif defined(__MSP430F5438A__)
153 #define RAM_START_ADDRESS 0x1C00
154 #define RAM_SIZE 0x3FF0
155 #define STACK_SIZE 160
156 #elif defined(__MSP430FR5969__)
157 #define RAM_START_ADDRESS 0x1C00
158 #define RAM_SIZE 0x07F0
159 #define STACK_SIZE 160
164 #define RAM_START_ADDRESS
173 #define RAM_END_ADDRESS ((RAM_START_ADDRESS + RAM_SIZE)-STACK_SIZE)
188 #define NON_DESTRUCTIVE
193 #define RAM_TEST_BUFSIZE 8
209 #define CRC16_CCITT_SEED 0xFFFF
217 #ifndef __MSP430_HAS_CRC__
218 #define CRC16_CCITT_POLY 0x1021
230 #if defined(__MSP430F5529__) || defined(__MSP430FR2633__) || defined(__MSP430FR2632__) || defined(__MSP430FR2533__) || defined(__MSP430FR2532__)
231 #define CRC_CHECKSUM_LOCATION 0x1800
232 #elif defined(__MSP430G2553__)
233 #define CRC_CHECKSUM_LOCATION 0x1004
234 #elif defined(__MSP430FR5739__)
235 #define CRC_CHECKSUM_LOCATION 0x1880
236 #elif defined(__MSP430F5438A__)
237 #define CRC_CHECKSUM_LOCATION 0x1800
238 #elif defined(__MSP430FR5969__)
239 #define CRC_CHECKSUM_LOCATION 0x1800
241 #define CRC_CHECKSUM_LOCATION
253 #define MINIMUM_ADC_COUNT_DRIFT -50
254 #define MAXIMUM_ADC_COUNT_DRIFT 50
262 #define SIG_CPU_REG_TEST 0xCC
263 #define SIG_PC_REG_TEST 0xCD
264 #define SIG_CLOCK_TEST 0xCE
265 #define SIG_RAM_TEST 0xCF
266 #define SIG_NV_MEM_CRC_TEST 0xD0
267 #define SIG_ADC_TEST 0xD1
268 #define SIG_GPIO_TEST 0xD2
269 #define SIG_INTERRUPT_TEST 0xD3
278 #define TEST_FAILURE 0x00