|
#define | DL_GPIO_PIN_0 (0x00000001) |
| GPIO Pin 0.
|
|
#define | DL_GPIO_PIN_1 (0x00000002) |
| GPIO Pin 1.
|
|
#define | DL_GPIO_PIN_2 (0x00000004) |
| GPIO Pin 2.
|
|
#define | DL_GPIO_PIN_3 (0x00000008) |
| GPIO Pin 3.
|
|
#define | DL_GPIO_PIN_4 (0x00000010) |
| GPIO Pin 4.
|
|
#define | DL_GPIO_PIN_5 (0x00000020) |
| GPIO Pin 5.
|
|
#define | DL_GPIO_PIN_6 (0x00000040) |
| GPIO Pin 6.
|
|
#define | DL_GPIO_PIN_7 (0x00000080) |
| GPIO Pin 7.
|
|
#define | DL_GPIO_PIN_8 (0x00000100) |
| GPIO Pin 8.
|
|
#define | DL_GPIO_PIN_9 (0x00000200) |
| GPIO Pin 9.
|
|
#define | DL_GPIO_PIN_10 (0x00000400) |
| GPIO Pin 10.
|
|
#define | DL_GPIO_PIN_11 (0x00000800) |
| GPIO Pin 11.
|
|
#define | DL_GPIO_PIN_12 (0x00001000) |
| GPIO Pin 12.
|
|
#define | DL_GPIO_PIN_13 (0x00002000) |
| GPIO Pin 13.
|
|
#define | DL_GPIO_PIN_14 (0x00004000) |
| GPIO Pin 14.
|
|
#define | DL_GPIO_PIN_15 (0x00008000) |
| GPIO Pin 15.
|
|
#define | DL_GPIO_PIN_16 (0x00010000) |
| GPIO Pin 16.
|
|
#define | DL_GPIO_PIN_17 (0x00020000) |
| GPIO Pin 17.
|
|
#define | DL_GPIO_PIN_18 (0x00040000) |
| GPIO Pin 18.
|
|
#define | DL_GPIO_PIN_19 (0x00080000) |
| GPIO Pin 19.
|
|
#define | DL_GPIO_PIN_20 (0x00100000) |
| GPIO Pin 20.
|
|
#define | DL_GPIO_PIN_21 (0x00200000) |
| GPIO Pin 21.
|
|
#define | DL_GPIO_PIN_22 (0x00400000) |
| GPIO Pin 22.
|
|
#define | DL_GPIO_PIN_23 (0x00800000) |
| GPIO Pin 23.
|
|
#define | DL_GPIO_PIN_24 (0x01000000) |
| GPIO Pin 24.
|
|
#define | DL_GPIO_PIN_25 (0x02000000) |
| GPIO Pin 25.
|
|
#define | DL_GPIO_PIN_26 (0x04000000) |
| GPIO Pin 26.
|
|
#define | DL_GPIO_PIN_27 (0x08000000) |
| GPIO Pin 27.
|
|
#define | DL_GPIO_PIN_28 (0x10000000) |
| GPIO Pin 28.
|
|
#define | DL_GPIO_PIN_29 (0x20000000) |
| GPIO Pin 29.
|
|
#define | DL_GPIO_PIN_30 (0x40000000) |
| GPIO Pin 30.
|
|
#define | DL_GPIO_PIN_31 (0x80000000) |
| GPIO Pin 31.
|
|
#define | DL_GPIO_PIN_0_EDGE_DISABLE (GPIO_POLARITY15_0_DIO0_DISABLE) |
| GPIO Pin 0, disable edge detection.
|
|
#define | DL_GPIO_PIN_0_EDGE_RISE (GPIO_POLARITY15_0_DIO0_RISE) |
| GPIO Pin 0, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_0_EDGE_FALL (GPIO_POLARITY15_0_DIO0_FALL) |
| GPIO Pin 0, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_0_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO0_RISE_FALL) |
| GPIO Pin 0, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_1_EDGE_DISABLE (GPIO_POLARITY15_0_DIO1_DISABLE) |
| GPIO Pin 1, disable edge detection.
|
|
#define | DL_GPIO_PIN_1_EDGE_RISE (GPIO_POLARITY15_0_DIO1_RISE) |
| GPIO Pin 1, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_1_EDGE_FALL (GPIO_POLARITY15_0_DIO1_FALL) |
| GPIO Pin 1, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_1_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO1_RISE_FALL) |
| GPIO Pin 1, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_2_EDGE_DISABLE (GPIO_POLARITY15_0_DIO2_DISABLE) |
| GPIO Pin 2, disable edge detection.
|
|
#define | DL_GPIO_PIN_2_EDGE_RISE (GPIO_POLARITY15_0_DIO2_RISE) |
| GPIO Pin 2, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_2_EDGE_FALL (GPIO_POLARITY15_0_DIO2_FALL) |
| GPIO Pin 2, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_2_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO2_RISE_FALL) |
| GPIO Pin 2, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_3_EDGE_DISABLE (GPIO_POLARITY15_0_DIO3_DISABLE) |
| GPIO Pin 3, disable edge detection.
|
|
#define | DL_GPIO_PIN_3_EDGE_RISE (GPIO_POLARITY15_0_DIO3_RISE) |
| GPIO Pin 3, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_3_EDGE_FALL (GPIO_POLARITY15_0_DIO3_FALL) |
| GPIO Pin 3, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_3_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO3_RISE_FALL) |
| GPIO Pin 3, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_4_EDGE_DISABLE (GPIO_POLARITY15_0_DIO4_DISABLE) |
| GPIO Pin 4, disable edge detection.
|
|
#define | DL_GPIO_PIN_4_EDGE_RISE (GPIO_POLARITY15_0_DIO4_RISE) |
| GPIO Pin 4, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_4_EDGE_FALL (GPIO_POLARITY15_0_DIO4_FALL) |
| GPIO Pin 4, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_4_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO4_RISE_FALL) |
| GPIO Pin 4, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_5_EDGE_DISABLE (GPIO_POLARITY15_0_DIO5_DISABLE) |
| GPIO Pin 5, disable edge detection.
|
|
#define | DL_GPIO_PIN_5_EDGE_RISE (GPIO_POLARITY15_0_DIO5_RISE) |
| GPIO Pin 5, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_5_EDGE_FALL (GPIO_POLARITY15_0_DIO5_FALL) |
| GPIO Pin 5, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_5_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO5_RISE_FALL) |
| GPIO Pin 5, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_6_EDGE_DISABLE (GPIO_POLARITY15_0_DIO6_DISABLE) |
| GPIO Pin 6, disable edge detection.
|
|
#define | DL_GPIO_PIN_6_EDGE_RISE (GPIO_POLARITY15_0_DIO6_RISE) |
| GPIO Pin 6, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_6_EDGE_FALL (GPIO_POLARITY15_0_DIO6_FALL) |
| GPIO Pin 6, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_6_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO6_RISE_FALL) |
| GPIO Pin 6, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_7_EDGE_DISABLE (GPIO_POLARITY15_0_DIO7_DISABLE) |
| GPIO Pin 7, disable edge detection.
|
|
#define | DL_GPIO_PIN_7_EDGE_RISE (GPIO_POLARITY15_0_DIO7_RISE) |
| GPIO Pin 7, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_7_EDGE_FALL (GPIO_POLARITY15_0_DIO7_FALL) |
| GPIO Pin 7, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_7_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO7_RISE_FALL) |
| GPIO Pin 7, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_8_EDGE_DISABLE (GPIO_POLARITY15_0_DIO8_DISABLE) |
| GPIO Pin 8, disable edge detection.
|
|
#define | DL_GPIO_PIN_8_EDGE_RISE (GPIO_POLARITY15_0_DIO8_RISE) |
| GPIO Pin 8, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_8_EDGE_FALL (GPIO_POLARITY15_0_DIO8_FALL) |
| GPIO Pin 8, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_8_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO8_RISE_FALL) |
| GPIO Pin 8, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_9_EDGE_DISABLE (GPIO_POLARITY15_0_DIO9_DISABLE) |
| GPIO Pin 9, disable edge detection.
|
|
#define | DL_GPIO_PIN_9_EDGE_RISE (GPIO_POLARITY15_0_DIO9_RISE) |
| GPIO Pin 9, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_9_EDGE_FALL (GPIO_POLARITY15_0_DIO9_FALL) |
| GPIO Pin 9, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_9_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO9_RISE_FALL) |
| GPIO Pin 9, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_10_EDGE_DISABLE (GPIO_POLARITY15_0_DIO10_DISABLE) |
| GPIO Pin 10, disable edge detection.
|
|
#define | DL_GPIO_PIN_10_EDGE_RISE (GPIO_POLARITY15_0_DIO10_RISE) |
| GPIO Pin 10, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_10_EDGE_FALL (GPIO_POLARITY15_0_DIO10_FALL) |
| GPIO Pin 10, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_10_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO10_RISE_FALL) |
| GPIO Pin 10, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_11_EDGE_DISABLE (GPIO_POLARITY15_0_DIO11_DISABLE) |
| GPIO Pin 11, disable edge detection.
|
|
#define | DL_GPIO_PIN_11_EDGE_RISE (GPIO_POLARITY15_0_DIO11_RISE) |
| GPIO Pin 11, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_11_EDGE_FALL (GPIO_POLARITY15_0_DIO11_FALL) |
| GPIO Pin 11, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_11_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO11_RISE_FALL) |
| GPIO Pin 11, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_12_EDGE_DISABLE (GPIO_POLARITY15_0_DIO12_DISABLE) |
| GPIO Pin 12, disable edge detection.
|
|
#define | DL_GPIO_PIN_12_EDGE_RISE (GPIO_POLARITY15_0_DIO12_RISE) |
| GPIO Pin 12, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_12_EDGE_FALL (GPIO_POLARITY15_0_DIO12_FALL) |
| GPIO Pin 12, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_12_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO12_RISE_FALL) |
| GPIO Pin 12, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_13_EDGE_DISABLE (GPIO_POLARITY15_0_DIO13_DISABLE) |
| GPIO Pin 13, disable edge detection.
|
|
#define | DL_GPIO_PIN_13_EDGE_RISE (GPIO_POLARITY15_0_DIO13_RISE) |
| GPIO Pin 13, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_13_EDGE_FALL (GPIO_POLARITY15_0_DIO13_FALL) |
| GPIO Pin 13, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_13_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO13_RISE_FALL) |
| GPIO Pin 13, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_14_EDGE_DISABLE (GPIO_POLARITY15_0_DIO14_DISABLE) |
| GPIO Pin 14, disable edge detection.
|
|
#define | DL_GPIO_PIN_14_EDGE_RISE (GPIO_POLARITY15_0_DIO14_RISE) |
| GPIO Pin 14, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_14_EDGE_FALL (GPIO_POLARITY15_0_DIO14_FALL) |
| GPIO Pin 14, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_14_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO14_RISE_FALL) |
| GPIO Pin 14, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_15_EDGE_DISABLE (GPIO_POLARITY15_0_DIO15_DISABLE) |
| GPIO Pin 15, disable edge detection.
|
|
#define | DL_GPIO_PIN_15_EDGE_RISE (GPIO_POLARITY15_0_DIO15_RISE) |
| GPIO Pin 15, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_15_EDGE_FALL (GPIO_POLARITY15_0_DIO15_FALL) |
| GPIO Pin 15, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_15_EDGE_RISE_FALL (GPIO_POLARITY15_0_DIO15_RISE_FALL) |
| GPIO Pin 15, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_16_EDGE_DISABLE (GPIO_POLARITY31_16_DIO16_DISABLE) |
| GPIO Pin 16, disable edge detection.
|
|
#define | DL_GPIO_PIN_16_EDGE_RISE (GPIO_POLARITY31_16_DIO16_RISE) |
| GPIO Pin 16, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_16_EDGE_FALL (GPIO_POLARITY31_16_DIO16_FALL) |
| GPIO Pin 16, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_16_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO16_RISE_FALL) |
| GPIO Pin 16, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_17_EDGE_DISABLE (GPIO_POLARITY31_16_DIO17_DISABLE) |
| GPIO Pin 17, disable edge detection.
|
|
#define | DL_GPIO_PIN_17_EDGE_RISE (GPIO_POLARITY31_16_DIO17_RISE) |
| GPIO Pin 17, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_17_EDGE_FALL (GPIO_POLARITY31_16_DIO17_FALL) |
| GPIO Pin 17, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_17_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO17_RISE_FALL) |
| GPIO Pin 17, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_18_EDGE_DISABLE (GPIO_POLARITY31_16_DIO18_DISABLE) |
| GPIO Pin 18, disable edge detection.
|
|
#define | DL_GPIO_PIN_18_EDGE_RISE (GPIO_POLARITY31_16_DIO18_RISE) |
| GPIO Pin 18, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_18_EDGE_FALL (GPIO_POLARITY31_16_DIO18_FALL) |
| GPIO Pin 18, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_18_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO18_RISE_FALL) |
| GPIO Pin 18, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_19_EDGE_DISABLE (GPIO_POLARITY31_16_DIO19_DISABLE) |
| GPIO Pin 19, disable edge detection.
|
|
#define | DL_GPIO_PIN_19_EDGE_RISE (GPIO_POLARITY31_16_DIO19_RISE) |
| GPIO Pin 19, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_19_EDGE_FALL (GPIO_POLARITY31_16_DIO19_FALL) |
| GPIO Pin 19, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_19_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO19_RISE_FALL) |
| GPIO Pin 19, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_20_EDGE_DISABLE (GPIO_POLARITY31_16_DIO20_DISABLE) |
| GPIO Pin 20, disable edge detection.
|
|
#define | DL_GPIO_PIN_20_EDGE_RISE (GPIO_POLARITY31_16_DIO20_RISE) |
| GPIO Pin 20, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_20_EDGE_FALL (GPIO_POLARITY31_16_DIO20_FALL) |
| GPIO Pin 20, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_20_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO20_RISE_FALL) |
| GPIO Pin 20, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_21_EDGE_DISABLE (GPIO_POLARITY31_16_DIO21_DISABLE) |
| GPIO Pin 21, disable edge detection.
|
|
#define | DL_GPIO_PIN_21_EDGE_RISE (GPIO_POLARITY31_16_DIO21_RISE) |
| GPIO Pin 21, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_21_EDGE_FALL (GPIO_POLARITY31_16_DIO21_FALL) |
| GPIO Pin 21, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_21_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO21_RISE_FALL) |
| GPIO Pin 21, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_22_EDGE_DISABLE (GPIO_POLARITY31_16_DIO22_DISABLE) |
| GPIO Pin 22, disable edge detection.
|
|
#define | DL_GPIO_PIN_22_EDGE_RISE (GPIO_POLARITY31_16_DIO22_RISE) |
| GPIO Pin 22, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_22_EDGE_FALL (GPIO_POLARITY31_16_DIO22_FALL) |
| GPIO Pin 22, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_22_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO22_RISE_FALL) |
| GPIO Pin 22, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_23_EDGE_DISABLE (GPIO_POLARITY31_16_DIO23_DISABLE) |
| GPIO Pin 23, disable edge detection.
|
|
#define | DL_GPIO_PIN_23_EDGE_RISE (GPIO_POLARITY31_16_DIO23_RISE) |
| GPIO Pin 23, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_23_EDGE_FALL (GPIO_POLARITY31_16_DIO23_FALL) |
| GPIO Pin 23, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_23_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO23_RISE_FALL) |
| GPIO Pin 23, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_24_EDGE_DISABLE (GPIO_POLARITY31_16_DIO24_DISABLE) |
| GPIO Pin 24, disable edge detection.
|
|
#define | DL_GPIO_PIN_24_EDGE_RISE (GPIO_POLARITY31_16_DIO24_RISE) |
| GPIO Pin 24, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_24_EDGE_FALL (GPIO_POLARITY31_16_DIO24_FALL) |
| GPIO Pin 24, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_24_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO24_RISE_FALL) |
| GPIO Pin 24, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_25_EDGE_DISABLE (GPIO_POLARITY31_16_DIO25_DISABLE) |
| GPIO Pin 25, disable edge detection.
|
|
#define | DL_GPIO_PIN_25_EDGE_RISE (GPIO_POLARITY31_16_DIO25_RISE) |
| GPIO Pin 25, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_25_EDGE_FALL (GPIO_POLARITY31_16_DIO25_FALL) |
| GPIO Pin 25, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_25_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO25_RISE_FALL) |
| GPIO Pin 25, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_26_EDGE_DISABLE (GPIO_POLARITY31_16_DIO26_DISABLE) |
| GPIO Pin 26, disable edge detection.
|
|
#define | DL_GPIO_PIN_26_EDGE_RISE (GPIO_POLARITY31_16_DIO26_RISE) |
| GPIO Pin 26, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_26_EDGE_FALL (GPIO_POLARITY31_16_DIO26_FALL) |
| GPIO Pin 26, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_26_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO26_RISE_FALL) |
| GPIO Pin 26, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_27_EDGE_DISABLE (GPIO_POLARITY31_16_DIO27_DISABLE) |
| GPIO Pin 27, disable edge detection.
|
|
#define | DL_GPIO_PIN_27_EDGE_RISE (GPIO_POLARITY31_16_DIO27_RISE) |
| GPIO Pin 27, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_27_EDGE_FALL (GPIO_POLARITY31_16_DIO27_FALL) |
| GPIO Pin 27, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_27_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO27_RISE_FALL) |
| GPIO Pin 27, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_28_EDGE_DISABLE (GPIO_POLARITY31_16_DIO28_DISABLE) |
| GPIO Pin 28, disable edge detection.
|
|
#define | DL_GPIO_PIN_28_EDGE_RISE (GPIO_POLARITY31_16_DIO28_RISE) |
| GPIO Pin 28, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_28_EDGE_FALL (GPIO_POLARITY31_16_DIO28_FALL) |
| GPIO Pin 28, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_28_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO28_RISE_FALL) |
| GPIO Pin 28, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_29_EDGE_DISABLE (GPIO_POLARITY31_16_DIO29_DISABLE) |
| GPIO Pin 29, disable edge detection.
|
|
#define | DL_GPIO_PIN_29_EDGE_RISE (GPIO_POLARITY31_16_DIO29_RISE) |
| GPIO Pin 29, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_29_EDGE_FALL (GPIO_POLARITY31_16_DIO29_FALL) |
| GPIO Pin 29, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_29_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO29_RISE_FALL) |
| GPIO Pin 29, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_30_EDGE_DISABLE (GPIO_POLARITY31_16_DIO30_DISABLE) |
| GPIO Pin 30, disable edge detection.
|
|
#define | DL_GPIO_PIN_30_EDGE_RISE (GPIO_POLARITY31_16_DIO30_RISE) |
| GPIO Pin 30, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_30_EDGE_FALL (GPIO_POLARITY31_16_DIO30_FALL) |
| GPIO Pin 30, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_30_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO30_RISE_FALL) |
| GPIO Pin 30, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_31_EDGE_DISABLE (GPIO_POLARITY31_16_DIO31_DISABLE) |
| GPIO Pin 31, disable edge detection.
|
|
#define | DL_GPIO_PIN_31_EDGE_RISE (GPIO_POLARITY31_16_DIO31_RISE) |
| GPIO Pin 31, enable detection on rising edge.
|
|
#define | DL_GPIO_PIN_31_EDGE_FALL (GPIO_POLARITY31_16_DIO31_FALL) |
| GPIO Pin 31, enable detection on falling edge.
|
|
#define | DL_GPIO_PIN_31_EDGE_RISE_FALL (GPIO_POLARITY31_16_DIO31_RISE_FALL) |
| GPIO Pin 31, enable detection on both rising and falling edge.
|
|
#define | DL_GPIO_PIN_0_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN0_DISABLE) |
| GPIO Pin 0, disable input filter.
|
|
#define | DL_GPIO_PIN_0_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN0_ONE_CYCLE) |
| GPIO Pin 0, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_0_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN0_THREE_CYCLE) |
| GPIO Pin 0, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_0_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN0_EIGHT_CYCLE) |
| GPIO Pin 0, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_1_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN1_DISABLE) |
| GPIO Pin 1, disable input filter.
|
|
#define | DL_GPIO_PIN_1_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN1_ONE_CYCLE) |
| GPIO Pin 1, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_1_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN1_THREE_CYCLE) |
| GPIO Pin 1, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_1_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN1_EIGHT_CYCLE) |
| GPIO Pin 1, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_2_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN2_DISABLE) |
| GPIO Pin 2, disable input filter.
|
|
#define | DL_GPIO_PIN_2_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN2_ONE_CYCLE) |
| GPIO Pin 2, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_2_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN2_THREE_CYCLE) |
| GPIO Pin 2, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_2_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN2_EIGHT_CYCLE) |
| GPIO Pin 2, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_3_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN3_DISABLE) |
| GPIO Pin 3, disable input filter.
|
|
#define | DL_GPIO_PIN_3_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN3_ONE_CYCLE) |
| GPIO Pin 3, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_3_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN3_THREE_CYCLE) |
| GPIO Pin 3, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_3_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN3_EIGHT_CYCLE) |
| GPIO Pin 3, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_4_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN4_DISABLE) |
| GPIO Pin 4, disable input filter.
|
|
#define | DL_GPIO_PIN_4_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN4_ONE_CYCLE) |
| GPIO Pin 4, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_4_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN4_THREE_CYCLE) |
| GPIO Pin 4, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_4_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN4_EIGHT_CYCLE) |
| GPIO Pin 4, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_5_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN5_DISABLE) |
| GPIO Pin 5, disable input filter.
|
|
#define | DL_GPIO_PIN_5_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN5_ONE_CYCLE) |
| GPIO Pin 5, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_5_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN5_THREE_CYCLE) |
| GPIO Pin 5, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_5_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN5_EIGHT_CYCLE) |
| GPIO Pin 5, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_6_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN6_DISABLE) |
| GPIO Pin 6, disable input filter.
|
|
#define | DL_GPIO_PIN_6_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN6_ONE_CYCLE) |
| GPIO Pin 6, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_6_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN6_THREE_CYCLE) |
| GPIO Pin 6, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_6_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN6_EIGHT_CYCLE) |
| GPIO Pin 6, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_7_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN7_DISABLE) |
| GPIO Pin 7, disable input filter.
|
|
#define | DL_GPIO_PIN_7_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN7_ONE_CYCLE) |
| GPIO Pin 7, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_7_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN7_THREE_CYCLE) |
| GPIO Pin 7, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_7_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN7_EIGHT_CYCLE) |
| GPIO Pin 7, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_8_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN8_DISABLE) |
| GPIO Pin 8, disable input filter.
|
|
#define | DL_GPIO_PIN_8_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN8_ONE_CYCLE) |
| GPIO Pin 8, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_8_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN8_THREE_CYCLE) |
| GPIO Pin 8, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_8_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN8_EIGHT_CYCLE) |
| GPIO Pin 8, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_9_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN9_DISABLE) |
| GPIO Pin 9, disable input filter.
|
|
#define | DL_GPIO_PIN_9_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN9_ONE_CYCLE) |
| GPIO Pin 9, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_9_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN9_THREE_CYCLE) |
| GPIO Pin 9, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_9_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN9_EIGHT_CYCLE) |
| GPIO Pin 9, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_10_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN10_DISABLE) |
| GPIO Pin 10, disable input filter.
|
|
#define | DL_GPIO_PIN_10_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN10_ONE_CYCLE) |
| GPIO Pin 10, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_10_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN10_THREE_CYCLE) |
| GPIO Pin 10, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_10_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN10_EIGHT_CYCLE) |
| GPIO Pin 10, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_11_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN11_DISABLE) |
| GPIO Pin 11, disable input filter.
|
|
#define | DL_GPIO_PIN_11_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN11_ONE_CYCLE) |
| GPIO Pin 11, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_11_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN11_THREE_CYCLE) |
| GPIO Pin 11, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_11_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN11_EIGHT_CYCLE) |
| GPIO Pin 11, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_12_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN12_DISABLE) |
| GPIO Pin 12, disable input filter.
|
|
#define | DL_GPIO_PIN_12_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN12_ONE_CYCLE) |
| GPIO Pin 12, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_12_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN12_THREE_CYCLE) |
| GPIO Pin 12, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_12_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN12_EIGHT_CYCLE) |
| GPIO Pin 12, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_13_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN13_DISABLE) |
| GPIO Pin 13, disable input filter.
|
|
#define | DL_GPIO_PIN_13_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN13_ONE_CYCLE) |
| GPIO Pin 13, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_13_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN13_THREE_CYCLE) |
| GPIO Pin 13, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_13_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN13_EIGHT_CYCLE) |
| GPIO Pin 13, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_14_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN14_DISABLE) |
| GPIO Pin 14, disable input filter.
|
|
#define | DL_GPIO_PIN_14_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN14_ONE_CYCLE) |
| GPIO Pin 14, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_14_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN14_THREE_CYCLE) |
| GPIO Pin 14, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_14_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN14_EIGHT_CYCLE) |
| GPIO Pin 14, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_15_INPUT_FILTER_DISABLE (GPIO_FILTEREN15_0_DIN15_DISABLE) |
| GPIO Pin 15, disable input filter.
|
|
#define | DL_GPIO_PIN_15_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN15_0_DIN15_ONE_CYCLE) |
| GPIO Pin 15, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_15_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN15_0_DIN15_THREE_CYCLE) |
| GPIO Pin 15, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_15_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN15_0_DIN15_EIGHT_CYCLE) |
| GPIO Pin 15, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_16_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN16_DISABLE) |
| GPIO Pin 16, disable input filter.
|
|
#define | DL_GPIO_PIN_16_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN16_ONE_CYCLE) |
| GPIO Pin 16, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_16_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN16_THREE_CYCLE) |
| GPIO Pin 16, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_16_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN16_EIGHT_CYCLE) |
| GPIO Pin 16, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_17_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN17_DISABLE) |
| GPIO Pin 17, disable input filter.
|
|
#define | DL_GPIO_PIN_17_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN17_ONE_CYCLE) |
| GPIO Pin 17, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_17_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN17_THREE_CYCLE) |
| GPIO Pin 17, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_17_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN17_EIGHT_CYCLE) |
| GPIO Pin 17, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_18_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN18_DISABLE) |
| GPIO Pin 18, disable input filter.
|
|
#define | DL_GPIO_PIN_18_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN18_ONE_CYCLE) |
| GPIO Pin 18, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_18_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN18_THREE_CYCLE) |
| GPIO Pin 18, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_18_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN18_EIGHT_CYCLE) |
| GPIO Pin 18, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_19_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN19_DISABLE) |
| GPIO Pin 19, disable input filter.
|
|
#define | DL_GPIO_PIN_19_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN19_ONE_CYCLE) |
| GPIO Pin 19, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_19_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN19_THREE_CYCLE) |
| GPIO Pin 19, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_19_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN19_EIGHT_CYCLE) |
| GPIO Pin 19, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_20_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN20_DISABLE) |
| GPIO Pin 20, disable input filter.
|
|
#define | DL_GPIO_PIN_20_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN20_ONE_CYCLE) |
| GPIO Pin 20, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_20_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN20_THREE_CYCLE) |
| GPIO Pin 20, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_20_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN20_EIGHT_CYCLE) |
| GPIO Pin 20, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_21_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN21_DISABLE) |
| GPIO Pin 21, disable input filter.
|
|
#define | DL_GPIO_PIN_21_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN21_ONE_CYCLE) |
| GPIO Pin 21, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_21_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN21_THREE_CYCLE) |
| GPIO Pin 21, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_21_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN21_EIGHT_CYCLE) |
| GPIO Pin 21, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_22_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN22_DISABLE) |
| GPIO Pin 22, disable input filter.
|
|
#define | DL_GPIO_PIN_22_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN22_ONE_CYCLE) |
| GPIO Pin 22, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_22_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN22_THREE_CYCLE) |
| GPIO Pin 22, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_22_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN22_EIGHT_CYCLE) |
| GPIO Pin 22, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_23_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN23_DISABLE) |
| GPIO Pin 23, disable input filter.
|
|
#define | DL_GPIO_PIN_23_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN23_ONE_CYCLE) |
| GPIO Pin 23, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_23_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN23_THREE_CYCLE) |
| GPIO Pin 23, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_23_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN23_EIGHT_CYCLE) |
| GPIO Pin 23, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_24_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN24_DISABLE) |
| GPIO Pin 24, disable input filter.
|
|
#define | DL_GPIO_PIN_24_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN24_ONE_CYCLE) |
| GPIO Pin 24, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_24_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN24_THREE_CYCLE) |
| GPIO Pin 24, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_24_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN24_EIGHT_CYCLE) |
| GPIO Pin 24, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_25_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN25_DISABLE) |
| GPIO Pin 25, disable input filter.
|
|
#define | DL_GPIO_PIN_25_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN25_ONE_CYCLE) |
| GPIO Pin 25, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_25_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN25_THREE_CYCLE) |
| GPIO Pin 25, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_25_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN25_EIGHT_CYCLE) |
| GPIO Pin 25, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_26_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN26_DISABLE) |
| GPIO Pin 26, disable input filter.
|
|
#define | DL_GPIO_PIN_26_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN26_ONE_CYCLE) |
| GPIO Pin 26, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_26_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN26_THREE_CYCLE) |
| GPIO Pin 26, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_26_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN26_EIGHT_CYCLE) |
| GPIO Pin 26, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_27_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN27_DISABLE) |
| GPIO Pin 27, disable input filter.
|
|
#define | DL_GPIO_PIN_27_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN27_ONE_CYCLE) |
| GPIO Pin 27, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_27_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN27_THREE_CYCLE) |
| GPIO Pin 27, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_27_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN27_EIGHT_CYCLE) |
| GPIO Pin 27, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_28_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN28_DISABLE) |
| GPIO Pin 28, disable input filter.
|
|
#define | DL_GPIO_PIN_28_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN28_ONE_CYCLE) |
| GPIO Pin 28, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_28_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN28_THREE_CYCLE) |
| GPIO Pin 28, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_28_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN28_EIGHT_CYCLE) |
| GPIO Pin 28, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_29_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN29_DISABLE) |
| GPIO Pin 29, disable input filter.
|
|
#define | DL_GPIO_PIN_29_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN29_ONE_CYCLE) |
| GPIO Pin 29, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_29_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN29_THREE_CYCLE) |
| GPIO Pin 29, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_29_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN29_EIGHT_CYCLE) |
| GPIO Pin 29, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_30_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN30_DISABLE) |
| GPIO Pin 30, disable input filter.
|
|
#define | DL_GPIO_PIN_30_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN30_ONE_CYCLE) |
| GPIO Pin 30, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_30_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN30_THREE_CYCLE) |
| GPIO Pin 30, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_30_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN30_EIGHT_CYCLE) |
| GPIO Pin 30, enable input filter to 8 ulpclk periods.
|
|
#define | DL_GPIO_PIN_31_INPUT_FILTER_DISABLE (GPIO_FILTEREN31_16_DIN31_DISABLE) |
| GPIO Pin 31, disable input filter.
|
|
#define | DL_GPIO_PIN_31_INPUT_FILTER_1_CYCLE (GPIO_FILTEREN31_16_DIN31_ONE_CYCLE) |
| GPIO Pin 31, enable input filter to 1 ulpclk period.
|
|
#define | DL_GPIO_PIN_31_INPUT_FILTER_3_CYCLES (GPIO_FILTEREN31_16_DIN31_THREE_CYCLE) |
| GPIO Pin 31, enable input filter to 3 ulpclk periods.
|
|
#define | DL_GPIO_PIN_31_INPUT_FILTER_8_CYCLES (GPIO_FILTEREN31_16_DIN31_EIGHT_CYCLE) |
| GPIO Pin 31, enable input filter to 8 ulpclk periods.
|
|
|
__STATIC_INLINE void | DL_GPIO_enablePower (GPIO_Regs *gpio) |
| Enables the Peripheral Write Enable (PWREN) register for the GPIO. More...
|
|
__STATIC_INLINE void | DL_GPIO_disablePower (GPIO_Regs *gpio) |
| Disables the Peripheral Write Enable (PWREN) register for the GPIO. More...
|
|
__STATIC_INLINE bool | DL_GPIO_isPowerEnabled (GPIO_Regs *gpio) |
| Returns if the Peripheral Write Enable (PWREN) register for the GPIO is enabled. More...
|
|
__STATIC_INLINE void | DL_GPIO_reset (GPIO_Regs *gpio) |
| Resets gpio peripheral. More...
|
|
__STATIC_INLINE bool | DL_GPIO_isReset (GPIO_Regs *gpio) |
| Returns if gpio peripheral was reset. More...
|
|
__STATIC_INLINE void | DL_GPIO_initDigitalOutput (uint32_t pincmIndex) |
| Configures a pin as a basic GPIO output. More...
|
|
__STATIC_INLINE void | DL_GPIO_initDigitalOutputFeatures (uint32_t pincmIndex, DL_GPIO_INVERSION inversion, DL_GPIO_RESISTOR internalResistor, DL_GPIO_DRIVE_STRENGTH driveStrength, DL_GPIO_HIZ hiZ) |
| Configures a pin as a GPIO output. More...
|
|
__STATIC_INLINE void | DL_GPIO_setDigitalInternalResistor (uint32_t pincmIndex, DL_GPIO_RESISTOR internalResistor) |
| Configures internal resistor for digital pin. More...
|
|
__STATIC_INLINE void | DL_GPIO_setAnalogInternalResistor (uint32_t pincmIndex, DL_GPIO_RESISTOR internalResistor) |
| Configures internal resistor for analog pin. More...
|
|
__STATIC_INLINE void | DL_GPIO_initDigitalInput (uint32_t pincmIndex) |
| Configures a pin as a basic GPIO input. More...
|
|
__STATIC_INLINE void | DL_GPIO_initDigitalInputFeatures (uint32_t pincmIndex, DL_GPIO_INVERSION inversion, DL_GPIO_RESISTOR internalResistor, DL_GPIO_HYSTERESIS hysteresis, DL_GPIO_WAKEUP wakeup) |
| Configures a pin as a GPIO input. More...
|
|
__STATIC_INLINE void | DL_GPIO_initPeripheralFunction (uint32_t pincmIndex, uint32_t function) |
| Configure a pin to operate with peripheral functionality. More...
|
|
__STATIC_INLINE void | DL_GPIO_initPeripheralOutputFunction (uint32_t pincmIndex, uint32_t function) |
| Configure a pin to operate with peripheral output functionality. More...
|
|
__STATIC_INLINE void | DL_GPIO_initPeripheralOutputFunctionFeatures (uint32_t pincmIndex, uint32_t function, DL_GPIO_INVERSION inversion, DL_GPIO_RESISTOR internalResistor, DL_GPIO_DRIVE_STRENGTH driveStrength, DL_GPIO_HIZ hiZ) |
| Configure a pin to operate with peripheral output functionality with optional features. More...
|
|
__STATIC_INLINE void | DL_GPIO_initPeripheralInputFunction (uint32_t pincmIndex, uint32_t function) |
| Configure a pin to operate with peripheral input functionality. More...
|
|
__STATIC_INLINE void | DL_GPIO_initPeripheralInputFunctionFeatures (uint32_t pincmIndex, uint32_t function, DL_GPIO_INVERSION inversion, DL_GPIO_RESISTOR internalResistor, DL_GPIO_HYSTERESIS hysteresis, DL_GPIO_WAKEUP wakeup) |
| Configure a pin to operate with peripheral input functionality with optional features. More...
|
|
__STATIC_INLINE void | DL_GPIO_initPeripheralAnalogFunction (uint32_t pincmIndex) |
| Configure a pin to operate with analog functionality. More...
|
|
__STATIC_INLINE void | DL_GPIO_enableWakeUp (uint32_t pincmIndex) |
| Set GPIO pin's wakeup enable bit. More...
|
|
__STATIC_INLINE void | DL_GPIO_disableWakeUp (uint32_t pincmIndex) |
| Clear GPIO pin's wakeup enable bit. More...
|
|
__STATIC_INLINE bool | DL_GPIO_isWakeUpEnabled (uint32_t pincmIndex) |
| Returns if GPIO pin's wake up bit is enabled. More...
|
|
__STATIC_INLINE void | DL_GPIO_setWakeupCompareValue (uint32_t pincmIndex, DL_GPIO_WAKEUP_COMPARE_VALUE value) |
| Set the compare value to use for wake for the specified pin. More...
|
|
__STATIC_INLINE DL_GPIO_WAKEUP_COMPARE_VALUE | DL_GPIO_getWakeupCompareValue (uint32_t pincmIndex) |
| Get the compare value to use for wake for the specified pin. More...
|
|
__STATIC_INLINE bool | DL_GPIO_isWakeStateGenerated (uint32_t pincmIndex) |
| Checks if the GPIO pin's Wake State bit is active. More...
|
|
__STATIC_INLINE uint32_t | DL_GPIO_readPins (GPIO_Regs *gpio, uint32_t pins) |
| Read a group of GPIO pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_writePins (GPIO_Regs *gpio, uint32_t pins) |
| Write a group of GPIO pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_writePinsVal (GPIO_Regs *gpio, uint32_t pinsMask, uint32_t pinsVal) |
| Update the value of one or more GPIO pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_setPins (GPIO_Regs *gpio, uint32_t pins) |
| Set a group of GPIO pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_clearPins (GPIO_Regs *gpio, uint32_t pins) |
| Clear a group of GPIO pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_togglePins (GPIO_Regs *gpio, uint32_t pins) |
| Toggle a group of GPIO pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_enableOutput (GPIO_Regs *gpio, uint32_t pins) |
| Enable output on a group of GPIO pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_disableOutput (GPIO_Regs *gpio, uint32_t pins) |
| Disable output on a group of GPIO pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_enableDMAAccess (GPIO_Regs *gpio, uint32_t pins) |
| Enable DMA access on a group of pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_disableDMAAccess (GPIO_Regs *gpio, uint32_t pins) |
| Disable DMA access on a group of pins. More...
|
|
__STATIC_INLINE uint32_t | DL_GPIO_isDMAccessEnabled (GPIO_Regs *gpio, uint32_t pins) |
| Check if DMA access is enabled on a group of pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_setLowerPinsPolarity (GPIO_Regs *gpio, uint32_t polarity) |
| Set the polarity of all bits [0, 15] in the group of pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_setUpperPinsPolarity (GPIO_Regs *gpio, uint32_t polarity) |
| Set the polarity of all bits [16, 31] in the group of pins. More...
|
|
__STATIC_INLINE uint32_t | DL_GPIO_getLowerPinsPolarity (GPIO_Regs *gpio) |
| Get the polarity of bits [0, 15] in the group of pins. More...
|
|
__STATIC_INLINE uint32_t | DL_GPIO_getUpperPinsPolarity (GPIO_Regs *gpio) |
| Get the polarity of bits [16, 31] in the group of pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_setLowerPinsInputFilter (GPIO_Regs *gpio, uint32_t filter) |
| Set the input filter of bits [0, 15] in the group of pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_setUpperPinsInputFilter (GPIO_Regs *gpio, uint32_t filter) |
| Set the input filter of bits [16, 31] in the group of pins. More...
|
|
__STATIC_INLINE uint32_t | DL_GPIO_getLowerPinsInputFilter (GPIO_Regs *gpio) |
| Get the input filter of bits [0, 15] in the group of pins. More...
|
|
__STATIC_INLINE uint32_t | DL_GPIO_getUpperPinsInputFilter (GPIO_Regs *gpio) |
| Get the input filter of bits [16, 31] in the group of pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_enableGlobalFastWake (GPIO_Regs *gpio) |
| Enable Global Fast Wake. More...
|
|
__STATIC_INLINE void | DL_GPIO_disableGlobalFastWake (GPIO_Regs *gpio) |
| Disable Global Fast Wake. More...
|
|
__STATIC_INLINE void | DL_GPIO_enableFastWakePins (GPIO_Regs *gpio, uint32_t pins) |
| Enable fast wake for pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_disableFastWakePins (GPIO_Regs *gpio, uint32_t pins) |
| Disable fast wake for pins. More...
|
|
__STATIC_INLINE void | DL_GPIO_enableHiZ (uint32_t pincmIndex) |
| Enable Hi-Z for the pin. More...
|
|
__STATIC_INLINE void | DL_GPIO_disableHiZ (uint32_t pincmIndex) |
| Disable Hi-Z for the pin. More...
|
|
__STATIC_INLINE uint32_t | DL_GPIO_getEnabledFastWakePins (GPIO_Regs *gpio, uint32_t pins) |
| Check which pins have fast wake feature enabled. More...
|
|
__STATIC_INLINE void | DL_GPIO_enableInterrupt (GPIO_Regs *gpio, uint32_t pins) |
| Enable GPIO interrupts. More...
|
|
__STATIC_INLINE void | DL_GPIO_disableInterrupt (GPIO_Regs *gpio, uint32_t pins) |
| Disable GPIO interrupts. More...
|
|
__STATIC_INLINE uint32_t | DL_GPIO_getEnabledInterrupts (GPIO_Regs *gpio, uint32_t pins) |
| Check which GPIO interrupts are enabled. More...
|
|
__STATIC_INLINE uint32_t | DL_GPIO_getEnabledInterruptStatus (GPIO_Regs *gpio, uint32_t pins) |
| Check interrupt flag of enabled GPIO interrupts. More...
|
|
__STATIC_INLINE void | DL_GPIO_setInterrupt (GPIO_Regs *gpio, uint32_t pins) |
| Set interrupt flag of any GPIO. More...
|
|
__STATIC_INLINE uint32_t | DL_GPIO_getRawInterruptStatus (GPIO_Regs *gpio, uint32_t pins) |
| Check interrupt flag of any GPIO interrupt. More...
|
|
__STATIC_INLINE DL_GPIO_IIDX | DL_GPIO_getPendingInterrupt (GPIO_Regs *gpio) |
| Get highest priority pending GPIO interrupt. More...
|
|
__STATIC_INLINE void | DL_GPIO_clearInterruptStatus (GPIO_Regs *gpio, uint32_t pins) |
| Clear pending GPIO interrupts. More...
|
|
__STATIC_INLINE void | DL_GPIO_configSubscriber (GPIO_Regs *gpio, DL_GPIO_SUBSCRIBER_INDEX index, DL_GPIO_SUBSCRIBER_OUT_POLICY policy, DL_GPIO_SUBSCRIBERx_PIN pinIndex) |
| Configures GPIO subscriber. This API preserves enable/disbale status of subscriber. More...
|
|
__STATIC_INLINE void | DL_GPIO_enableSubscriber (GPIO_Regs *gpio, DL_GPIO_SUBSCRIBER_INDEX index) |
| Enables GPIO subscriber. More...
|
|
__STATIC_INLINE void | DL_GPIO_disableSubscriber (GPIO_Regs *gpio, DL_GPIO_SUBSCRIBER_INDEX index) |
| Disables GPIO subscriber. More...
|
|
__STATIC_INLINE bool | DL_GPIO_isSubscriberEnabled (GPIO_Regs *gpio, DL_GPIO_SUBSCRIBER_INDEX index) |
| Returns if GPIO subscriber is enabled. More...
|
|
__STATIC_INLINE void | DL_GPIO_setPublisherChanID (GPIO_Regs *gpio, DL_GPIO_PUBLISHER_INDEX index, uint8_t chanID) |
| Sets the event publisher channel id. More...
|
|
__STATIC_INLINE uint8_t | DL_GPIO_getPublisherChanID (GPIO_Regs *gpio, DL_GPIO_PUBLISHER_INDEX index) |
| Gets the event publisher channel id. More...
|
|
__STATIC_INLINE void | DL_GPIO_setSubscriberChanID (GPIO_Regs *gpio, DL_GPIO_SUBSCRIBER_INDEX index, uint8_t chanID) |
| Sets the event subscriber channel id. More...
|
|
__STATIC_INLINE uint8_t | DL_GPIO_getSubscriberChanID (GPIO_Regs *gpio, DL_GPIO_SUBSCRIBER_INDEX index) |
| Gets the event subscriber channel id. More...
|
|
__STATIC_INLINE void | DL_GPIO_enableEvents (GPIO_Regs *gpio, DL_GPIO_EVENT_ROUTE index, uint32_t pins) |
| Enables GPIO events. More...
|
|
__STATIC_INLINE void | DL_GPIO_disableEvents (GPIO_Regs *gpio, DL_GPIO_EVENT_ROUTE index, uint32_t pins) |
| Disable GPIO events. More...
|
|
__STATIC_INLINE uint32_t | DL_GPIO_getEnabledEvents (GPIO_Regs *gpio, DL_GPIO_EVENT_ROUTE index, uint32_t pins) |
| Check which GPIO events are enabled. More...
|
|
__STATIC_INLINE uint32_t | DL_GPIO_getEnabledEventStatus (GPIO_Regs *gpio, DL_GPIO_EVENT_ROUTE index, uint32_t pins) |
| Checks if any of the GPIO events which were previously enabled are pending. More...
|
|
__STATIC_INLINE void | DL_GPIO_clearEventStatus (GPIO_Regs *gpio, DL_GPIO_EVENT_ROUTE index, uint32_t pins) |
| Clear pending GPIO event. More...
|
|