99 #if defined DRV8316 || defined DRV8316_DRIVER 102 #define DRV8316_ADDR_MASK (0x7E00) 105 #define DRV8316_DATA_MASK (0xFF) 108 #define DRV8316_FAULT_FLG 0x01 112 #define DRV8316_ICSTAT0_FAULT_MASK 0x56 116 #define DRV8316_ICSTAT1_FAULT_MASK 0xFF 120 #define DRV8316_ICSTAT2_FAULT_MASK 0x78 124 #define DRV8316_IC_STAT 0x00 126 #define DRV8316_STAT1 0x01 128 #define DRV8316_STAT2 0x02 130 #define DRV8316_CTRL1 0x03 132 #define DRV8316_CTRL2 0x04 134 #define DRV8316_CTRL3 0x05 136 #define DRV8316_CTRL4 0x06 138 #define DRV8316_CTRL5 0x07 140 #define DRV8316_CTRL6 0x08 142 #define DRV8316_CTRL7 0x09 144 #define DRV8316_CTRL8 0x0A 146 #define DRV8316_CTRL9 0x0B 148 #define DRV8316_CTRL10 0x0C 150 #define DRV8316_TESTMODE 0x3F 152 #define DRV8316_TESTCONFIG0 0x10 154 #define DRV8316_TESTCONFIG1 0x11 156 #define DRV8316_TESTCONFIG2 0x12 158 #define DRV8316_TESTCONFIG3 0x13 160 #define DRV8316_TESTCONFIG4 0x14 162 #define DRV8316_TESTCONFIG5 0x15 164 #define DRV8316_TESTCONFIG6 0x16 166 #define DRV8316_TESTCONFIG7 0x17 168 #define DRV8316_TESTCONFIG8 0x18 170 #define DRV8316_TESTCONFIG9 0x19 172 #define DRV8316_TESTCONFIG10 0x1A 174 #define DRV8316_TESTCONFIG11 0x1B 176 #define DRV8316_TESTCONFIG12 0x1C 178 #define DRV8316_TESTCONFIG13 0x1D 180 #define DRV8316_OTPCONFIG1 0x21 182 #define DRV8316_OTPCONFIG2 0x22 184 #define DRV8316_OTPCONFIG3 0x23 186 #define DRV8316_OTPCONFIG4 0x24 188 #define DRV8316_OTPCONFIG5 0x25 190 #define DRV8316_OTPCONFIG6 0x26 192 #define DRV8316_OTPCONFIG13 0x2D 194 #define DRV8316_OTPTEST 0x3A 196 #define DRV8316_CSA_MASK 0x00000003 199 #define DRV8316_CSA_GAIN_POS 0 202 #define DRV8316_OTPTEST_WRITE_PROTECT_MASK 0xDF 204 #define DRV8316_OTPTEST_OTP_RELOAD_POS 5 208 #define GD1_REG2_MASK 0x0C000000 211 #define GD1_REG2_GD_POS 23 214 #define GD1_REG2_DRV_POS 0 217 #define GD1_REG2_WRITE_PROTECT_MASK 0xE7 220 #define DRV8316_REG2_DEFAULT 0x38 224 #define GD1_REG3_MASK 0x000C0000 227 #define GD1_REG3_GD_POS 16 230 #define GD1_REG3_DRV_POS 0 233 #define GD1_REG3_WRITE_PROTECT_MASK 0xF2 236 #define DRV8316_REG3_DEFAULT 0x42 240 #define GD1_REG4_MASK 0x00003F00 243 #define GD1_REG4_GD_POS 8 246 #define GD1_REG4_DRV_POS 0 249 #define GD1_REG4_WRITE_PROTECT_MASK 0xC8 252 #define DRV8316_REG4_DEFAULT 0x08 256 #define GD1_REG5_MASK 0x00000000 259 #define GD1_REG5_GD_POS 0 262 #define GD1_REG5_DRV_POS 0 265 #define GD1_REG5_WRITE_PROTECT_MASK 0xFC 268 #define DRV8316_REG5_DEFAULT 0x00 272 #define GD2_REG6_MASK 0x03F00000 275 #define GD2_REG6_GD_POS 20 278 #define GD2_REG6_DRV_POS 0 281 #define GD2_REG6_WRITE_PROTECT_MASK 0x00 284 #define DRV8316_REG6_DEFAULT 0x00 288 #define GD2_REG10_MASK 0x7C000000 291 #define GD2_REG10_GD_POS 26 294 #define GD2_REG10_DRV_POS 0 297 #define GD2_REG10_WRITE_PROTECT_MASK 0xE0 300 #define DRV8316_REG10_DEFAULT 0x00 359 }GATE_DRIVE_DRV8316_CFG1_T;
389 }GATE_DRIVE_DRV8316_CFG2_T;