MCUSW
Loading...
Searching...
No Matches
Dio_Cfg.h
Go to the documentation of this file.
1/*
2*
3* Copyright (c) 2024 Texas Instruments Incorporated
4*
5* All rights reserved not granted herein.
6*
7* Limited License.
8*
9* Texas Instruments Incorporated grants a world-wide, royalty-free, non-exclusive
10* license under copyrights and patents it now or hereafter owns or controls to make,
11* have made, use, import, offer to sell and sell ("Utilize") this software subject to the
12* terms herein. With respect to the foregoing patent license, such license is granted
13* solely to the extent that any such patent is necessary to Utilize the software alone.
14* The patent license shall not apply to any combinations which include this software,
15* other than combinations with devices manufactured by or for TI ("TI Devices").
16* No hardware patent is licensed hereunder.
17*
18* Redistributions must preserve existing copyright notices and reproduce this license
19* (including the above copyright notice and the disclaimer and (if applicable) source
20* code license limitations below) in the documentation and/or other materials provided
21* with the distribution
22*
23* Redistribution and use in binary form, without modification, are permitted provided
24* that the following conditions are met:
25*
26* * No reverse engineering, decompilation, or disassembly of this software is
27* permitted with respect to any software provided in binary form.
28*
29* * any redistribution and use are licensed by TI for use only with TI Devices.
30*
31* * Nothing shall obligate TI to provide you with source code for the software
32* licensed and provided to you in object code.
33*
34* If software source code is provided to you, modification and redistribution of the
35* source code are permitted provided that the following conditions are met:
36*
37* * any redistribution and use of the source code, including any resulting derivative
38* works, are licensed by TI for use only with TI Devices.
39*
40* * any redistribution and use of any object code compiled from the source code
41* and any resulting derivative works, are licensed by TI for use only with TI Devices.
42*
43* Neither the name of Texas Instruments Incorporated nor the names of its suppliers
44*
45* may be used to endorse or promote products derived from this software without
46* specific prior written permission.
47*
48* DISCLAIMER.
49*
50* THIS SOFTWARE IS PROVIDED BY TI AND TI'S LICENSORS "AS IS" AND ANY EXPRESS
51* OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
52* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
53* IN NO EVENT SHALL TI AND TI'S LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT,
54* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
55* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
56* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
57* OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
58* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
59* OF THE POSSIBILITY OF SUCH DAMAGE.
60*
61*/
62/***********************************************************************
63 Project : DIO_J721E
64 Date : 2024-10-22 02:46:43
65 SW Ver : 10.1.0
66 Module Rele Ver : AUTOSAR 4.3.1 0
67
68 This file is generated by EB Tresos
69 Do not modify this file, otherwise the software may behave in
70 unexpected way.
71
72 ***********************************************************************/
88#ifndef DIO_CFG_H_
89#define DIO_CFG_H_
90
91/* ========================================================================== */
92/* Include Files */
93/* ========================================================================== */
94
95#include "Dem.h"
96
97#ifdef __cplusplus
98extern "C" {
99#endif
100
101/* ========================================================================== */
102/* Macros & Typedefs */
103/* ========================================================================== */
105#define DIO_INSTANCE_ID ((uint8) 0U)
106
114#define DIO_DEV_ERROR_DETECT (STD_ON)
115
117#define DIO_VERSION_INFO_API (STD_ON)
118
120#define DIO_FLIP_CHANNEL_API (STD_ON)
121
123#define DIO_REGISTER_READBACK_API (STD_ON)
124/* @} */
125
127#define DIO_ENABLED_PORT_MASK (0U | (1U << 0)\
128 | (1U << 1)\
129 | (1U << 6)\
130 | (1U << 7)\
131 | (1U << 8)\
132 | (1U << 10)\
133 | (1U << 11)\
134)
135
136/* Design : MCAL-5455, MCAL-5533 */
145#define DioConf_DioPort_WKUP_GPIO0_B01 ((Dio_PortType) 0U)
147#define DioConf_DioPort_WKUP_GPIO0_B23 ((Dio_PortType) 1U)
149#define DioConf_DioPort_GPIO0_B01 ((Dio_PortType) 6U)
151#define DioConf_DioPort_GPIO0_B23 ((Dio_PortType) 7U)
153#define DioConf_DioPort_GPIO0_B45 ((Dio_PortType) 8U)
155#define DioConf_DioPort_GPIO1_B01 ((Dio_PortType) 10U)
157#define DioConf_DioPort_GPIO1_B23 ((Dio_PortType) 11U)
158/* @} */
159
160
161/* Design : MCAL-5457, MCAL-5490, MCAL-5487, MCAL-5436*/
207#define DioConf_DioChannel_CAN_TRCV_MCU_MCAN_0 ((Dio_ChannelType) 0U)
209#define CAN_TRCV_MCU_MCAN_0 DioConf_DioChannel_CAN_TRCV_MCU_MCAN_0
210
213#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch1 ((Dio_ChannelType) 1U)
215#define WKUP_GPIO0_B01_Ch1 DioConf_DioChannel_WKUP_GPIO0_B01_Ch1
216
220#define DioConf_DioChannel_CAN_TRCV_MCU_MCAN_1 ((Dio_ChannelType) 2U)
222#define CAN_TRCV_MCU_MCAN_1 DioConf_DioChannel_CAN_TRCV_MCU_MCAN_1
223
226#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch3 ((Dio_ChannelType) 3U)
228#define WKUP_GPIO0_B01_Ch3 DioConf_DioChannel_WKUP_GPIO0_B01_Ch3
229
232#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch4 ((Dio_ChannelType) 4U)
234#define WKUP_GPIO0_B01_Ch4 DioConf_DioChannel_WKUP_GPIO0_B01_Ch4
235
238#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch5 ((Dio_ChannelType) 5U)
240#define WKUP_GPIO0_B01_Ch5 DioConf_DioChannel_WKUP_GPIO0_B01_Ch5
241
244#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch6 ((Dio_ChannelType) 6U)
246#define WKUP_GPIO0_B01_Ch6 DioConf_DioChannel_WKUP_GPIO0_B01_Ch6
247
250#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch7 ((Dio_ChannelType) 7U)
252#define WKUP_GPIO0_B01_Ch7 DioConf_DioChannel_WKUP_GPIO0_B01_Ch7
253
256#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch8 ((Dio_ChannelType) 8U)
258#define WKUP_GPIO0_B01_Ch8 DioConf_DioChannel_WKUP_GPIO0_B01_Ch8
259
262#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch9 ((Dio_ChannelType) 9U)
264#define WKUP_GPIO0_B01_Ch9 DioConf_DioChannel_WKUP_GPIO0_B01_Ch9
265
268#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch10 ((Dio_ChannelType) 10U)
270#define WKUP_GPIO0_B01_Ch10 DioConf_DioChannel_WKUP_GPIO0_B01_Ch10
271
274#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch11 ((Dio_ChannelType) 11U)
276#define WKUP_GPIO0_B01_Ch11 DioConf_DioChannel_WKUP_GPIO0_B01_Ch11
277
280#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch12 ((Dio_ChannelType) 12U)
282#define WKUP_GPIO0_B01_Ch12 DioConf_DioChannel_WKUP_GPIO0_B01_Ch12
283
286#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch13 ((Dio_ChannelType) 13U)
288#define WKUP_GPIO0_B01_Ch13 DioConf_DioChannel_WKUP_GPIO0_B01_Ch13
289
292#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch14 ((Dio_ChannelType) 14U)
294#define WKUP_GPIO0_B01_Ch14 DioConf_DioChannel_WKUP_GPIO0_B01_Ch14
295
298#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch15 ((Dio_ChannelType) 15U)
300#define WKUP_GPIO0_B01_Ch15 DioConf_DioChannel_WKUP_GPIO0_B01_Ch15
301
304#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch16 ((Dio_ChannelType) 16U)
306#define WKUP_GPIO0_B01_Ch16 DioConf_DioChannel_WKUP_GPIO0_B01_Ch16
307
310#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch17 ((Dio_ChannelType) 17U)
312#define WKUP_GPIO0_B01_Ch17 DioConf_DioChannel_WKUP_GPIO0_B01_Ch17
313
316#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch18 ((Dio_ChannelType) 18U)
318#define WKUP_GPIO0_B01_Ch18 DioConf_DioChannel_WKUP_GPIO0_B01_Ch18
319
322#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch19 ((Dio_ChannelType) 19U)
324#define WKUP_GPIO0_B01_Ch19 DioConf_DioChannel_WKUP_GPIO0_B01_Ch19
325
328#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch20 ((Dio_ChannelType) 20U)
330#define WKUP_GPIO0_B01_Ch20 DioConf_DioChannel_WKUP_GPIO0_B01_Ch20
331
334#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch21 ((Dio_ChannelType) 21U)
336#define WKUP_GPIO0_B01_Ch21 DioConf_DioChannel_WKUP_GPIO0_B01_Ch21
337
340#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch22 ((Dio_ChannelType) 22U)
342#define WKUP_GPIO0_B01_Ch22 DioConf_DioChannel_WKUP_GPIO0_B01_Ch22
343
346#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch23 ((Dio_ChannelType) 23U)
348#define WKUP_GPIO0_B01_Ch23 DioConf_DioChannel_WKUP_GPIO0_B01_Ch23
349
352#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch24 ((Dio_ChannelType) 24U)
354#define WKUP_GPIO0_B01_Ch24 DioConf_DioChannel_WKUP_GPIO0_B01_Ch24
355
358#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch25 ((Dio_ChannelType) 25U)
360#define WKUP_GPIO0_B01_Ch25 DioConf_DioChannel_WKUP_GPIO0_B01_Ch25
361
364#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch26 ((Dio_ChannelType) 26U)
366#define WKUP_GPIO0_B01_Ch26 DioConf_DioChannel_WKUP_GPIO0_B01_Ch26
367
370#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch27 ((Dio_ChannelType) 27U)
372#define WKUP_GPIO0_B01_Ch27 DioConf_DioChannel_WKUP_GPIO0_B01_Ch27
373
376#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch28 ((Dio_ChannelType) 28U)
378#define WKUP_GPIO0_B01_Ch28 DioConf_DioChannel_WKUP_GPIO0_B01_Ch28
379
382#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch29 ((Dio_ChannelType) 29U)
384#define WKUP_GPIO0_B01_Ch29 DioConf_DioChannel_WKUP_GPIO0_B01_Ch29
385
388#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch30 ((Dio_ChannelType) 30U)
390#define WKUP_GPIO0_B01_Ch30 DioConf_DioChannel_WKUP_GPIO0_B01_Ch30
391
394#define DioConf_DioChannel_WKUP_GPIO0_B01_Ch31 ((Dio_ChannelType) 31U)
396#define WKUP_GPIO0_B01_Ch31 DioConf_DioChannel_WKUP_GPIO0_B01_Ch31
397
400#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch0 ((Dio_ChannelType) 32U)
402#define WKUP_GPIO0_B23_Ch0 DioConf_DioChannel_WKUP_GPIO0_B23_Ch0
403
406#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch1 ((Dio_ChannelType) 33U)
408#define WKUP_GPIO0_B23_Ch1 DioConf_DioChannel_WKUP_GPIO0_B23_Ch1
409
412#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch2 ((Dio_ChannelType) 34U)
414#define WKUP_GPIO0_B23_Ch2 DioConf_DioChannel_WKUP_GPIO0_B23_Ch2
415
418#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch3 ((Dio_ChannelType) 35U)
420#define WKUP_GPIO0_B23_Ch3 DioConf_DioChannel_WKUP_GPIO0_B23_Ch3
421
424#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch4 ((Dio_ChannelType) 36U)
426#define WKUP_GPIO0_B23_Ch4 DioConf_DioChannel_WKUP_GPIO0_B23_Ch4
427
430#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch5 ((Dio_ChannelType) 37U)
432#define WKUP_GPIO0_B23_Ch5 DioConf_DioChannel_WKUP_GPIO0_B23_Ch5
433
436#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch6 ((Dio_ChannelType) 38U)
438#define WKUP_GPIO0_B23_Ch6 DioConf_DioChannel_WKUP_GPIO0_B23_Ch6
439
442#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch7 ((Dio_ChannelType) 39U)
444#define WKUP_GPIO0_B23_Ch7 DioConf_DioChannel_WKUP_GPIO0_B23_Ch7
445
448#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch8 ((Dio_ChannelType) 40U)
450#define WKUP_GPIO0_B23_Ch8 DioConf_DioChannel_WKUP_GPIO0_B23_Ch8
451
454#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch9 ((Dio_ChannelType) 41U)
456#define WKUP_GPIO0_B23_Ch9 DioConf_DioChannel_WKUP_GPIO0_B23_Ch9
457
460#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch10 ((Dio_ChannelType) 42U)
462#define WKUP_GPIO0_B23_Ch10 DioConf_DioChannel_WKUP_GPIO0_B23_Ch10
463
466#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch11 ((Dio_ChannelType) 43U)
468#define WKUP_GPIO0_B23_Ch11 DioConf_DioChannel_WKUP_GPIO0_B23_Ch11
469
472#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch12 ((Dio_ChannelType) 44U)
474#define WKUP_GPIO0_B23_Ch12 DioConf_DioChannel_WKUP_GPIO0_B23_Ch12
475
478#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch13 ((Dio_ChannelType) 45U)
480#define WKUP_GPIO0_B23_Ch13 DioConf_DioChannel_WKUP_GPIO0_B23_Ch13
481
484#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch14 ((Dio_ChannelType) 46U)
486#define WKUP_GPIO0_B23_Ch14 DioConf_DioChannel_WKUP_GPIO0_B23_Ch14
487
490#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch15 ((Dio_ChannelType) 47U)
492#define WKUP_GPIO0_B23_Ch15 DioConf_DioChannel_WKUP_GPIO0_B23_Ch15
493
496#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch16 ((Dio_ChannelType) 48U)
498#define WKUP_GPIO0_B23_Ch16 DioConf_DioChannel_WKUP_GPIO0_B23_Ch16
499
502#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch17 ((Dio_ChannelType) 49U)
504#define WKUP_GPIO0_B23_Ch17 DioConf_DioChannel_WKUP_GPIO0_B23_Ch17
505
508#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch18 ((Dio_ChannelType) 50U)
510#define WKUP_GPIO0_B23_Ch18 DioConf_DioChannel_WKUP_GPIO0_B23_Ch18
511
514#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch19 ((Dio_ChannelType) 51U)
516#define WKUP_GPIO0_B23_Ch19 DioConf_DioChannel_WKUP_GPIO0_B23_Ch19
517
520#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch20 ((Dio_ChannelType) 52U)
522#define WKUP_GPIO0_B23_Ch20 DioConf_DioChannel_WKUP_GPIO0_B23_Ch20
523
526#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch21 ((Dio_ChannelType) 53U)
528#define WKUP_GPIO0_B23_Ch21 DioConf_DioChannel_WKUP_GPIO0_B23_Ch21
529
533#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch22 ((Dio_ChannelType) 54U)
535#define WKUP_GPIO0_B23_Ch22 DioConf_DioChannel_WKUP_GPIO0_B23_Ch22
536
539#define DioConf_DioChannel_WKUP_GPIO0_B23_Ch23 ((Dio_ChannelType) 55U)
541#define WKUP_GPIO0_B23_Ch23 DioConf_DioChannel_WKUP_GPIO0_B23_Ch23
542
545#define DioConf_DioChannel_GPIO0_B01_Ch0 ((Dio_ChannelType) 288U)
547#define GPIO0_B01_Ch0 DioConf_DioChannel_GPIO0_B01_Ch0
548
551#define DioConf_DioChannel_GPIO0_B01_Ch1 ((Dio_ChannelType) 289U)
553#define GPIO0_B01_Ch1 DioConf_DioChannel_GPIO0_B01_Ch1
554
557#define DioConf_DioChannel_GPIO0_B01_Ch2 ((Dio_ChannelType) 290U)
559#define GPIO0_B01_Ch2 DioConf_DioChannel_GPIO0_B01_Ch2
560
563#define DioConf_DioChannel_GPIO0_B01_Ch3 ((Dio_ChannelType) 291U)
565#define GPIO0_B01_Ch3 DioConf_DioChannel_GPIO0_B01_Ch3
566
569#define DioConf_DioChannel_GPIO0_B01_Ch4 ((Dio_ChannelType) 292U)
571#define GPIO0_B01_Ch4 DioConf_DioChannel_GPIO0_B01_Ch4
572
575#define DioConf_DioChannel_GPIO0_B01_Ch5 ((Dio_ChannelType) 293U)
577#define GPIO0_B01_Ch5 DioConf_DioChannel_GPIO0_B01_Ch5
578
581#define DioConf_DioChannel_GPIO0_B01_Ch6 ((Dio_ChannelType) 294U)
583#define GPIO0_B01_Ch6 DioConf_DioChannel_GPIO0_B01_Ch6
584
587#define DioConf_DioChannel_GPIO0_B01_Ch7 ((Dio_ChannelType) 295U)
589#define GPIO0_B01_Ch7 DioConf_DioChannel_GPIO0_B01_Ch7
590
593#define DioConf_DioChannel_GPIO0_B01_Ch8 ((Dio_ChannelType) 296U)
595#define GPIO0_B01_Ch8 DioConf_DioChannel_GPIO0_B01_Ch8
596
599#define DioConf_DioChannel_GPIO0_B01_Ch9 ((Dio_ChannelType) 297U)
601#define GPIO0_B01_Ch9 DioConf_DioChannel_GPIO0_B01_Ch9
602
605#define DioConf_DioChannel_GPIO0_B01_Ch10 ((Dio_ChannelType) 298U)
607#define GPIO0_B01_Ch10 DioConf_DioChannel_GPIO0_B01_Ch10
608
611#define DioConf_DioChannel_GPIO0_B01_Ch11 ((Dio_ChannelType) 299U)
613#define GPIO0_B01_Ch11 DioConf_DioChannel_GPIO0_B01_Ch11
614
617#define DioConf_DioChannel_GPIO0_B01_Ch12 ((Dio_ChannelType) 300U)
619#define GPIO0_B01_Ch12 DioConf_DioChannel_GPIO0_B01_Ch12
620
623#define DioConf_DioChannel_GPIO0_B01_Ch13 ((Dio_ChannelType) 301U)
625#define GPIO0_B01_Ch13 DioConf_DioChannel_GPIO0_B01_Ch13
626
629#define DioConf_DioChannel_GPIO0_B01_Ch14 ((Dio_ChannelType) 302U)
631#define GPIO0_B01_Ch14 DioConf_DioChannel_GPIO0_B01_Ch14
632
635#define DioConf_DioChannel_GPIO0_B01_Ch15 ((Dio_ChannelType) 303U)
637#define GPIO0_B01_Ch15 DioConf_DioChannel_GPIO0_B01_Ch15
638
641#define DioConf_DioChannel_GPIO0_B01_Ch16 ((Dio_ChannelType) 304U)
643#define GPIO0_B01_Ch16 DioConf_DioChannel_GPIO0_B01_Ch16
644
647#define DioConf_DioChannel_GPIO0_B01_Ch17 ((Dio_ChannelType) 305U)
649#define GPIO0_B01_Ch17 DioConf_DioChannel_GPIO0_B01_Ch17
650
653#define DioConf_DioChannel_GPIO0_B01_Ch18 ((Dio_ChannelType) 306U)
655#define GPIO0_B01_Ch18 DioConf_DioChannel_GPIO0_B01_Ch18
656
659#define DioConf_DioChannel_GPIO0_B01_Ch19 ((Dio_ChannelType) 307U)
661#define GPIO0_B01_Ch19 DioConf_DioChannel_GPIO0_B01_Ch19
662
665#define DioConf_DioChannel_GPIO0_B01_Ch20 ((Dio_ChannelType) 308U)
667#define GPIO0_B01_Ch20 DioConf_DioChannel_GPIO0_B01_Ch20
668
671#define DioConf_DioChannel_GPIO0_B01_Ch21 ((Dio_ChannelType) 309U)
673#define GPIO0_B01_Ch21 DioConf_DioChannel_GPIO0_B01_Ch21
674
677#define DioConf_DioChannel_GPIO0_B01_Ch22 ((Dio_ChannelType) 310U)
679#define GPIO0_B01_Ch22 DioConf_DioChannel_GPIO0_B01_Ch22
680
683#define DioConf_DioChannel_GPIO0_B01_Ch23 ((Dio_ChannelType) 311U)
685#define GPIO0_B01_Ch23 DioConf_DioChannel_GPIO0_B01_Ch23
686
689#define DioConf_DioChannel_GPIO0_B01_Ch24 ((Dio_ChannelType) 312U)
691#define GPIO0_B01_Ch24 DioConf_DioChannel_GPIO0_B01_Ch24
692
695#define DioConf_DioChannel_GPIO0_B01_Ch25 ((Dio_ChannelType) 313U)
697#define GPIO0_B01_Ch25 DioConf_DioChannel_GPIO0_B01_Ch25
698
701#define DioConf_DioChannel_GPIO0_B01_Ch26 ((Dio_ChannelType) 314U)
703#define GPIO0_B01_Ch26 DioConf_DioChannel_GPIO0_B01_Ch26
704
707#define DioConf_DioChannel_GPIO0_B01_Ch27 ((Dio_ChannelType) 315U)
709#define GPIO0_B01_Ch27 DioConf_DioChannel_GPIO0_B01_Ch27
710
713#define DioConf_DioChannel_GPIO0_B01_Ch28 ((Dio_ChannelType) 316U)
715#define GPIO0_B01_Ch28 DioConf_DioChannel_GPIO0_B01_Ch28
716
719#define DioConf_DioChannel_GPIO0_B01_Ch29 ((Dio_ChannelType) 317U)
721#define GPIO0_B01_Ch29 DioConf_DioChannel_GPIO0_B01_Ch29
722
725#define DioConf_DioChannel_GPIO0_B01_Ch30 ((Dio_ChannelType) 318U)
727#define GPIO0_B01_Ch30 DioConf_DioChannel_GPIO0_B01_Ch30
728
731#define DioConf_DioChannel_GPIO0_B01_Ch31 ((Dio_ChannelType) 319U)
733#define GPIO0_B01_Ch31 DioConf_DioChannel_GPIO0_B01_Ch31
734
737#define DioConf_DioChannel_GPIO0_B23_Ch0 ((Dio_ChannelType) 320U)
739#define GPIO0_B23_Ch0 DioConf_DioChannel_GPIO0_B23_Ch0
740
743#define DioConf_DioChannel_GPIO0_B23_Ch1 ((Dio_ChannelType) 321U)
745#define GPIO0_B23_Ch1 DioConf_DioChannel_GPIO0_B23_Ch1
746
749#define DioConf_DioChannel_GPIO0_B23_Ch2 ((Dio_ChannelType) 322U)
751#define GPIO0_B23_Ch2 DioConf_DioChannel_GPIO0_B23_Ch2
752
755#define DioConf_DioChannel_GPIO0_B23_Ch3 ((Dio_ChannelType) 323U)
757#define GPIO0_B23_Ch3 DioConf_DioChannel_GPIO0_B23_Ch3
758
761#define DioConf_DioChannel_GPIO0_B23_Ch4 ((Dio_ChannelType) 324U)
763#define GPIO0_B23_Ch4 DioConf_DioChannel_GPIO0_B23_Ch4
764
767#define DioConf_DioChannel_GPIO0_B23_Ch5 ((Dio_ChannelType) 325U)
769#define GPIO0_B23_Ch5 DioConf_DioChannel_GPIO0_B23_Ch5
770
773#define DioConf_DioChannel_GPIO0_B23_Ch6 ((Dio_ChannelType) 326U)
775#define GPIO0_B23_Ch6 DioConf_DioChannel_GPIO0_B23_Ch6
776
779#define DioConf_DioChannel_GPIO0_B23_Ch7 ((Dio_ChannelType) 327U)
781#define GPIO0_B23_Ch7 DioConf_DioChannel_GPIO0_B23_Ch7
782
785#define DioConf_DioChannel_GPIO0_B23_Ch8 ((Dio_ChannelType) 328U)
787#define GPIO0_B23_Ch8 DioConf_DioChannel_GPIO0_B23_Ch8
788
791#define DioConf_DioChannel_GPIO0_B23_Ch9 ((Dio_ChannelType) 329U)
793#define GPIO0_B23_Ch9 DioConf_DioChannel_GPIO0_B23_Ch9
794
797#define DioConf_DioChannel_GPIO0_B23_Ch10 ((Dio_ChannelType) 330U)
799#define GPIO0_B23_Ch10 DioConf_DioChannel_GPIO0_B23_Ch10
800
803#define DioConf_DioChannel_GPIO0_B23_Ch11 ((Dio_ChannelType) 331U)
805#define GPIO0_B23_Ch11 DioConf_DioChannel_GPIO0_B23_Ch11
806
809#define DioConf_DioChannel_GPIO0_B23_Ch12 ((Dio_ChannelType) 332U)
811#define GPIO0_B23_Ch12 DioConf_DioChannel_GPIO0_B23_Ch12
812
815#define DioConf_DioChannel_GPIO0_B23_Ch13 ((Dio_ChannelType) 333U)
817#define GPIO0_B23_Ch13 DioConf_DioChannel_GPIO0_B23_Ch13
818
821#define DioConf_DioChannel_GPIO0_B23_Ch14 ((Dio_ChannelType) 334U)
823#define GPIO0_B23_Ch14 DioConf_DioChannel_GPIO0_B23_Ch14
824
827#define DioConf_DioChannel_GPIO0_B23_Ch15 ((Dio_ChannelType) 335U)
829#define GPIO0_B23_Ch15 DioConf_DioChannel_GPIO0_B23_Ch15
830
833#define DioConf_DioChannel_GPIO0_B23_Ch16 ((Dio_ChannelType) 336U)
835#define GPIO0_B23_Ch16 DioConf_DioChannel_GPIO0_B23_Ch16
836
839#define DioConf_DioChannel_GPIO0_B23_Ch17 ((Dio_ChannelType) 337U)
841#define GPIO0_B23_Ch17 DioConf_DioChannel_GPIO0_B23_Ch17
842
845#define DioConf_DioChannel_GPIO0_B23_Ch18 ((Dio_ChannelType) 338U)
847#define GPIO0_B23_Ch18 DioConf_DioChannel_GPIO0_B23_Ch18
848
851#define DioConf_DioChannel_GPIO0_B23_Ch19 ((Dio_ChannelType) 339U)
853#define GPIO0_B23_Ch19 DioConf_DioChannel_GPIO0_B23_Ch19
854
857#define DioConf_DioChannel_GPIO0_B23_Ch20 ((Dio_ChannelType) 340U)
859#define GPIO0_B23_Ch20 DioConf_DioChannel_GPIO0_B23_Ch20
860
863#define DioConf_DioChannel_GPIO0_B23_Ch21 ((Dio_ChannelType) 341U)
865#define GPIO0_B23_Ch21 DioConf_DioChannel_GPIO0_B23_Ch21
866
869#define DioConf_DioChannel_GPIO0_B23_Ch22 ((Dio_ChannelType) 342U)
871#define GPIO0_B23_Ch22 DioConf_DioChannel_GPIO0_B23_Ch22
872
875#define DioConf_DioChannel_GPIO0_B23_Ch23 ((Dio_ChannelType) 343U)
877#define GPIO0_B23_Ch23 DioConf_DioChannel_GPIO0_B23_Ch23
878
881#define DioConf_DioChannel_GPIO0_B23_Ch24 ((Dio_ChannelType) 344U)
883#define GPIO0_B23_Ch24 DioConf_DioChannel_GPIO0_B23_Ch24
884
887#define DioConf_DioChannel_GPIO0_B23_Ch25 ((Dio_ChannelType) 345U)
889#define GPIO0_B23_Ch25 DioConf_DioChannel_GPIO0_B23_Ch25
890
893#define DioConf_DioChannel_GPIO0_B23_Ch26 ((Dio_ChannelType) 346U)
895#define GPIO0_B23_Ch26 DioConf_DioChannel_GPIO0_B23_Ch26
896
899#define DioConf_DioChannel_GPIO0_B23_Ch27 ((Dio_ChannelType) 347U)
901#define GPIO0_B23_Ch27 DioConf_DioChannel_GPIO0_B23_Ch27
902
906#define DioConf_DioChannel_CAN_TRCV_MAIN_DOMAIN_4_9_11 ((Dio_ChannelType) 348U)
908#define CAN_TRCV_MAIN_DOMAIN_4_9_11 DioConf_DioChannel_CAN_TRCV_MAIN_DOMAIN_4_9_11
909
912#define DioConf_DioChannel_GPIO0_B23_Ch29 ((Dio_ChannelType) 349U)
914#define GPIO0_B23_Ch29 DioConf_DioChannel_GPIO0_B23_Ch29
915
918#define DioConf_DioChannel_GPIO0_B23_Ch30 ((Dio_ChannelType) 350U)
920#define GPIO0_B23_Ch30 DioConf_DioChannel_GPIO0_B23_Ch30
921
924#define DioConf_DioChannel_GPIO0_B23_Ch31 ((Dio_ChannelType) 351U)
926#define GPIO0_B23_Ch31 DioConf_DioChannel_GPIO0_B23_Ch31
927
930#define DioConf_DioChannel_GPIO0_B45_Ch0 ((Dio_ChannelType) 352U)
932#define GPIO0_B45_Ch0 DioConf_DioChannel_GPIO0_B45_Ch0
933
936#define DioConf_DioChannel_GPIO0_B45_Ch1 ((Dio_ChannelType) 353U)
938#define GPIO0_B45_Ch1 DioConf_DioChannel_GPIO0_B45_Ch1
939
942#define DioConf_DioChannel_GPIO0_B45_Ch2 ((Dio_ChannelType) 354U)
944#define GPIO0_B45_Ch2 DioConf_DioChannel_GPIO0_B45_Ch2
945
948#define DioConf_DioChannel_GPIO0_B45_Ch3 ((Dio_ChannelType) 355U)
950#define GPIO0_B45_Ch3 DioConf_DioChannel_GPIO0_B45_Ch3
951
954#define DioConf_DioChannel_GPIO0_B45_Ch4 ((Dio_ChannelType) 356U)
956#define GPIO0_B45_Ch4 DioConf_DioChannel_GPIO0_B45_Ch4
957
960#define DioConf_DioChannel_GPIO0_B45_Ch5 ((Dio_ChannelType) 357U)
962#define GPIO0_B45_Ch5 DioConf_DioChannel_GPIO0_B45_Ch5
963
966#define DioConf_DioChannel_GPIO0_B45_Ch6 ((Dio_ChannelType) 358U)
968#define GPIO0_B45_Ch6 DioConf_DioChannel_GPIO0_B45_Ch6
969
972#define DioConf_DioChannel_GPIO0_B45_Ch7 ((Dio_ChannelType) 359U)
974#define GPIO0_B45_Ch7 DioConf_DioChannel_GPIO0_B45_Ch7
975
978#define DioConf_DioChannel_GPIO0_B45_Ch8 ((Dio_ChannelType) 360U)
980#define GPIO0_B45_Ch8 DioConf_DioChannel_GPIO0_B45_Ch8
981
984#define DioConf_DioChannel_GPIO0_B45_Ch9 ((Dio_ChannelType) 361U)
986#define GPIO0_B45_Ch9 DioConf_DioChannel_GPIO0_B45_Ch9
987
990#define DioConf_DioChannel_GPIO0_B45_Ch10 ((Dio_ChannelType) 362U)
992#define GPIO0_B45_Ch10 DioConf_DioChannel_GPIO0_B45_Ch10
993
996#define DioConf_DioChannel_GPIO0_B45_Ch11 ((Dio_ChannelType) 363U)
998#define GPIO0_B45_Ch11 DioConf_DioChannel_GPIO0_B45_Ch11
999
1002#define DioConf_DioChannel_GPIO0_B45_Ch12 ((Dio_ChannelType) 364U)
1004#define GPIO0_B45_Ch12 DioConf_DioChannel_GPIO0_B45_Ch12
1005
1008#define DioConf_DioChannel_GPIO0_B45_Ch13 ((Dio_ChannelType) 365U)
1010#define GPIO0_B45_Ch13 DioConf_DioChannel_GPIO0_B45_Ch13
1011
1014#define DioConf_DioChannel_GPIO0_B45_Ch14 ((Dio_ChannelType) 366U)
1016#define GPIO0_B45_Ch14 DioConf_DioChannel_GPIO0_B45_Ch14
1017
1020#define DioConf_DioChannel_GPIO0_B45_Ch15 ((Dio_ChannelType) 367U)
1022#define GPIO0_B45_Ch15 DioConf_DioChannel_GPIO0_B45_Ch15
1023
1026#define DioConf_DioChannel_GPIO0_B45_Ch16 ((Dio_ChannelType) 368U)
1028#define GPIO0_B45_Ch16 DioConf_DioChannel_GPIO0_B45_Ch16
1029
1032#define DioConf_DioChannel_GPIO0_B45_Ch17 ((Dio_ChannelType) 369U)
1034#define GPIO0_B45_Ch17 DioConf_DioChannel_GPIO0_B45_Ch17
1035
1038#define DioConf_DioChannel_GPIO0_B45_Ch18 ((Dio_ChannelType) 370U)
1040#define GPIO0_B45_Ch18 DioConf_DioChannel_GPIO0_B45_Ch18
1041
1044#define DioConf_DioChannel_GPIO0_B45_Ch19 ((Dio_ChannelType) 371U)
1046#define GPIO0_B45_Ch19 DioConf_DioChannel_GPIO0_B45_Ch19
1047
1050#define DioConf_DioChannel_GPIO0_B45_Ch20 ((Dio_ChannelType) 372U)
1052#define GPIO0_B45_Ch20 DioConf_DioChannel_GPIO0_B45_Ch20
1053
1056#define DioConf_DioChannel_GPIO0_B45_Ch21 ((Dio_ChannelType) 373U)
1058#define GPIO0_B45_Ch21 DioConf_DioChannel_GPIO0_B45_Ch21
1059
1062#define DioConf_DioChannel_GPIO0_B45_Ch22 ((Dio_ChannelType) 374U)
1064#define GPIO0_B45_Ch22 DioConf_DioChannel_GPIO0_B45_Ch22
1065
1068#define DioConf_DioChannel_GPIO0_B45_Ch23 ((Dio_ChannelType) 375U)
1070#define GPIO0_B45_Ch23 DioConf_DioChannel_GPIO0_B45_Ch23
1071
1074#define DioConf_DioChannel_GPIO0_B45_Ch24 ((Dio_ChannelType) 376U)
1076#define GPIO0_B45_Ch24 DioConf_DioChannel_GPIO0_B45_Ch24
1077
1080#define DioConf_DioChannel_GPIO0_B45_Ch25 ((Dio_ChannelType) 377U)
1082#define GPIO0_B45_Ch25 DioConf_DioChannel_GPIO0_B45_Ch25
1083
1086#define DioConf_DioChannel_GPIO0_B45_Ch26 ((Dio_ChannelType) 378U)
1088#define GPIO0_B45_Ch26 DioConf_DioChannel_GPIO0_B45_Ch26
1089
1092#define DioConf_DioChannel_GPIO0_B45_Ch27 ((Dio_ChannelType) 379U)
1094#define GPIO0_B45_Ch27 DioConf_DioChannel_GPIO0_B45_Ch27
1095
1098#define DioConf_DioChannel_GPIO0_B45_Ch28 ((Dio_ChannelType) 380U)
1100#define GPIO0_B45_Ch28 DioConf_DioChannel_GPIO0_B45_Ch28
1101
1104#define DioConf_DioChannel_GPIO0_B45_Ch29 ((Dio_ChannelType) 381U)
1106#define GPIO0_B45_Ch29 DioConf_DioChannel_GPIO0_B45_Ch29
1107
1110#define DioConf_DioChannel_GPIO0_B45_Ch30 ((Dio_ChannelType) 382U)
1112#define GPIO0_B45_Ch30 DioConf_DioChannel_GPIO0_B45_Ch30
1113
1116#define DioConf_DioChannel_GPIO0_B45_Ch31 ((Dio_ChannelType) 383U)
1118#define GPIO0_B45_Ch31 DioConf_DioChannel_GPIO0_B45_Ch31
1119
1122#define DioConf_DioChannel_GPIO1_B01_Ch0 ((Dio_ChannelType) 432U)
1124#define GPIO1_B01_Ch0 DioConf_DioChannel_GPIO1_B01_Ch0
1125
1128#define DioConf_DioChannel_GPIO1_B01_Ch1 ((Dio_ChannelType) 433U)
1130#define GPIO1_B01_Ch1 DioConf_DioChannel_GPIO1_B01_Ch1
1131
1134#define DioConf_DioChannel_GPIO1_B01_Ch2 ((Dio_ChannelType) 434U)
1136#define GPIO1_B01_Ch2 DioConf_DioChannel_GPIO1_B01_Ch2
1137
1140#define DioConf_DioChannel_GPIO1_B01_Ch3 ((Dio_ChannelType) 435U)
1142#define GPIO1_B01_Ch3 DioConf_DioChannel_GPIO1_B01_Ch3
1143
1146#define DioConf_DioChannel_GPIO1_B01_Ch4 ((Dio_ChannelType) 436U)
1148#define GPIO1_B01_Ch4 DioConf_DioChannel_GPIO1_B01_Ch4
1149
1152#define DioConf_DioChannel_GPIO1_B01_Ch5 ((Dio_ChannelType) 437U)
1154#define GPIO1_B01_Ch5 DioConf_DioChannel_GPIO1_B01_Ch5
1155
1158#define DioConf_DioChannel_GPIO1_B01_Ch6 ((Dio_ChannelType) 438U)
1160#define GPIO1_B01_Ch6 DioConf_DioChannel_GPIO1_B01_Ch6
1161
1164#define DioConf_DioChannel_GPIO1_B01_Ch7 ((Dio_ChannelType) 439U)
1166#define GPIO1_B01_Ch7 DioConf_DioChannel_GPIO1_B01_Ch7
1167
1170#define DioConf_DioChannel_GPIO1_B01_Ch8 ((Dio_ChannelType) 440U)
1172#define GPIO1_B01_Ch8 DioConf_DioChannel_GPIO1_B01_Ch8
1173
1176#define DioConf_DioChannel_GPIO1_B01_Ch9 ((Dio_ChannelType) 441U)
1178#define GPIO1_B01_Ch9 DioConf_DioChannel_GPIO1_B01_Ch9
1179
1182#define DioConf_DioChannel_GPIO1_B01_Ch10 ((Dio_ChannelType) 442U)
1184#define GPIO1_B01_Ch10 DioConf_DioChannel_GPIO1_B01_Ch10
1185
1188#define DioConf_DioChannel_GPIO1_B01_Ch11 ((Dio_ChannelType) 443U)
1190#define GPIO1_B01_Ch11 DioConf_DioChannel_GPIO1_B01_Ch11
1191
1194#define DioConf_DioChannel_GPIO1_B01_Ch12 ((Dio_ChannelType) 444U)
1196#define GPIO1_B01_Ch12 DioConf_DioChannel_GPIO1_B01_Ch12
1197
1200#define DioConf_DioChannel_GPIO1_B01_Ch13 ((Dio_ChannelType) 445U)
1202#define GPIO1_B01_Ch13 DioConf_DioChannel_GPIO1_B01_Ch13
1203
1206#define DioConf_DioChannel_GPIO1_B01_Ch14 ((Dio_ChannelType) 446U)
1208#define GPIO1_B01_Ch14 DioConf_DioChannel_GPIO1_B01_Ch14
1209
1212#define DioConf_DioChannel_GPIO1_B01_Ch15 ((Dio_ChannelType) 447U)
1214#define GPIO1_B01_Ch15 DioConf_DioChannel_GPIO1_B01_Ch15
1215
1218#define DioConf_DioChannel_GPIO1_B01_Ch16 ((Dio_ChannelType) 448U)
1220#define GPIO1_B01_Ch16 DioConf_DioChannel_GPIO1_B01_Ch16
1221
1224#define DioConf_DioChannel_GPIO1_B01_Ch17 ((Dio_ChannelType) 449U)
1226#define GPIO1_B01_Ch17 DioConf_DioChannel_GPIO1_B01_Ch17
1227
1230#define DioConf_DioChannel_GPIO1_B01_Ch18 ((Dio_ChannelType) 450U)
1232#define GPIO1_B01_Ch18 DioConf_DioChannel_GPIO1_B01_Ch18
1233
1236#define DioConf_DioChannel_GPIO1_B01_Ch19 ((Dio_ChannelType) 451U)
1238#define GPIO1_B01_Ch19 DioConf_DioChannel_GPIO1_B01_Ch19
1239
1242#define DioConf_DioChannel_GPIO1_B01_Ch20 ((Dio_ChannelType) 452U)
1244#define GPIO1_B01_Ch20 DioConf_DioChannel_GPIO1_B01_Ch20
1245
1248#define DioConf_DioChannel_GPIO1_B01_Ch21 ((Dio_ChannelType) 453U)
1250#define GPIO1_B01_Ch21 DioConf_DioChannel_GPIO1_B01_Ch21
1251
1254#define DioConf_DioChannel_GPIO1_B01_Ch22 ((Dio_ChannelType) 454U)
1256#define GPIO1_B01_Ch22 DioConf_DioChannel_GPIO1_B01_Ch22
1257
1260#define DioConf_DioChannel_GPIO1_B01_Ch23 ((Dio_ChannelType) 455U)
1262#define GPIO1_B01_Ch23 DioConf_DioChannel_GPIO1_B01_Ch23
1263
1266#define DioConf_DioChannel_GPIO1_B01_Ch24 ((Dio_ChannelType) 456U)
1268#define GPIO1_B01_Ch24 DioConf_DioChannel_GPIO1_B01_Ch24
1269
1272#define DioConf_DioChannel_GPIO1_B01_Ch25 ((Dio_ChannelType) 457U)
1274#define GPIO1_B01_Ch25 DioConf_DioChannel_GPIO1_B01_Ch25
1275
1278#define DioConf_DioChannel_GPIO1_B01_Ch26 ((Dio_ChannelType) 458U)
1280#define GPIO1_B01_Ch26 DioConf_DioChannel_GPIO1_B01_Ch26
1281
1284#define DioConf_DioChannel_GPIO1_B01_Ch27 ((Dio_ChannelType) 459U)
1286#define GPIO1_B01_Ch27 DioConf_DioChannel_GPIO1_B01_Ch27
1287
1290#define DioConf_DioChannel_GPIO1_B01_Ch28 ((Dio_ChannelType) 460U)
1292#define GPIO1_B01_Ch28 DioConf_DioChannel_GPIO1_B01_Ch28
1293
1296#define DioConf_DioChannel_GPIO1_B01_Ch29 ((Dio_ChannelType) 461U)
1298#define GPIO1_B01_Ch29 DioConf_DioChannel_GPIO1_B01_Ch29
1299
1302#define DioConf_DioChannel_GPIO1_B01_Ch30 ((Dio_ChannelType) 462U)
1304#define GPIO1_B01_Ch30 DioConf_DioChannel_GPIO1_B01_Ch30
1305
1308#define DioConf_DioChannel_GPIO1_B01_Ch31 ((Dio_ChannelType) 463U)
1310#define GPIO1_B01_Ch31 DioConf_DioChannel_GPIO1_B01_Ch31
1311
1314#define DioConf_DioChannel_GPIO1_B23_Ch0 ((Dio_ChannelType) 464U)
1316#define GPIO1_B23_Ch0 DioConf_DioChannel_GPIO1_B23_Ch0
1317
1320#define DioConf_DioChannel_GPIO1_B23_Ch1 ((Dio_ChannelType) 465U)
1322#define GPIO1_B23_Ch1 DioConf_DioChannel_GPIO1_B23_Ch1
1323
1326#define DioConf_DioChannel_GPIO1_B23_Ch2 ((Dio_ChannelType) 466U)
1328#define GPIO1_B23_Ch2 DioConf_DioChannel_GPIO1_B23_Ch2
1329
1332#define DioConf_DioChannel_GPIO1_B23_Ch3 ((Dio_ChannelType) 467U)
1334#define GPIO1_B23_Ch3 DioConf_DioChannel_GPIO1_B23_Ch3
1335/* @} */
1336
1337
1338
1339
1340/* Design : MCAL-5457, MCAL-5455*/
1351#define DioConf_DioChannelGroup_WKUP_GPIO0_B01_Bit0_1_PTR ((const Dio_ChannelGroupType *)(DioConfig_WKUP_GPIO0_B01_ChannelGroupRef[0]))
1352#define WKUP_GPIO0_B01_Bit0_1_PTR DioConf_DioChannelGroup_WKUP_GPIO0_B01_Bit0_1_PTR
1353/* @} */
1354
1362/* DIO IO check Dem IDs */
1363
1365#ifndef DIO_WRITE_CHANNEL_EVENT_ID
1366 #define DIO_WRITE_CHANNEL_EVENT_ID (DemConf_DemEventParameter_DIO_WRITE_CHANNEL_EVENT_ID)
1367#endif
1369#ifndef DIO_WRITE_PORT_EVENT_ID
1370 #define DIO_WRITE_PORT_EVENT_ID (DemConf_DemEventParameter_DIO_WRITE_PORT_EVENT_ID)
1371#endif
1372/* @} */
1373
1379#define DIO_HW_UNIT_CNT (10U)
1380
1381/* GPIO Instance Ids */
1382
1383/* GPIO Instance Id: WAKEUP Domain 0*/
1384#define DIO_INSTANCE_0 (0U)
1385/* GPIO Instance Id: WAKEUP Domain 1*/
1386#define DIO_INSTANCE_1 (1U)
1387/* GPIO Instance Id: Main Domain 0*/
1388#define DIO_INSTANCE_2 (2U)
1389/* GPIO Instance Id: Main Domain 1*/
1390#define DIO_INSTANCE_3 (3U)
1391/* GPIO Instance Id: Main Domain 2*/
1392#define DIO_INSTANCE_4 (4U)
1393/* GPIO Instance Id: Main Domain 3*/
1394#define DIO_INSTANCE_5 (5U)
1395/* GPIO Instance Id: Main Domain 4*/
1396#define DIO_INSTANCE_6 (6U)
1397/* GPIO Instance Id: Main Domain 5*/
1398#define DIO_INSTANCE_7 (7U)
1399/* GPIO Instance Id: Main Domain 6*/
1400#define DIO_INSTANCE_8 (8U)
1401/* GPIO Instance Id: Main Domain 7*/
1402#define DIO_INSTANCE_9 (9U)
1403
1404/* GPIO Instance Id: Max */
1405#define DIO_MAX_INSTANCE_ID (DIO_INSTANCE_9)
1406
1407/* GPIO Instance Limits */
1408/* GPIO Instance Limits: WAKEUP Domain 0*/
1409#define DIO_MAX_PORT_ID_INSTANCE_0 (3U)
1410/* GPIO Instance Limits: WAKEUP Domain 1*/
1411#define DIO_MAX_PORT_ID_INSTANCE_1 (6U)
1412/* GPIO Instance Limits: Main Domain 0*/
1413#define DIO_MAX_PORT_ID_INSTANCE_2 (10U)
1414/* GPIO Instance Limits: Main Domain 1*/
1415#define DIO_MAX_PORT_ID_INSTANCE_3 (12U)
1416/* GPIO Instance Limits: Main Domain 2*/
1417#define DIO_MAX_PORT_ID_INSTANCE_4 (16U)
1418/* GPIO Instance Limits: Main Domain 3*/
1419#define DIO_MAX_PORT_ID_INSTANCE_5 (18U)
1420/* GPIO Instance Limits: Main Domain 4*/
1421#define DIO_MAX_PORT_ID_INSTANCE_6 (22U)
1422/* GPIO Instance Limits: Main Domain 5*/
1423#define DIO_MAX_PORT_ID_INSTANCE_7 (24U)
1424/* GPIO Instance Limits: Main Domain 6*/
1425#define DIO_MAX_PORT_ID_INSTANCE_8 (28U)
1426/* GPIO Instance Limits: Main Domain 7*/
1427#define DIO_MAX_PORT_ID_INSTANCE_9 (30U)
1428
1429/* GPIO Instance Pin Limits */
1430/* GPIO Instance Pin Limits: WAKEUP Domain 0*/
1431#define DIO_MAX_PIN_ID_INSTANCE_0 (144U)
1432/* GPIO Instance Pin Limits: WAKEUP Domain 1*/
1433#define DIO_MAX_PIN_ID_INSTANCE_1 (288U)
1434/* GPIO Instance Pin Limits: Main Domain 0*/
1435#define DIO_MAX_PIN_ID_INSTANCE_2 (432U)
1436/* GPIO Instance Pin Limits: Main Domain 1*/
1437#define DIO_MAX_PIN_ID_INSTANCE_3 (576U)
1438/* GPIO Instance Pin Limits: Main Domain 2*/
1439#define DIO_MAX_PIN_ID_INSTANCE_4 (720U)
1440/* GPIO Instance Pin Limits: Main Domain 3*/
1441#define DIO_MAX_PIN_ID_INSTANCE_5 (864U)
1442/* GPIO Instance Pin Limits: Main Domain 4*/
1443#define DIO_MAX_PIN_ID_INSTANCE_6 (1008U)
1444/* GPIO Instance Pin Limits: Main Domain 5*/
1445#define DIO_MAX_PIN_ID_INSTANCE_7 (1152U)
1446/* GPIO Instance Pin Limits: Main Domain 6*/
1447#define DIO_MAX_PIN_ID_INSTANCE_8 (1296U)
1448/* GPIO Instance Pin Limits: Main Domain 7*/
1449#define DIO_MAX_PIN_ID_INSTANCE_9 (1440U)
1450
1451#define DIO_UTILS_ARRAYSIZE(array) ((sizeof (array) / \
1452 sizeof ((array)[0])))
1453
1454/* ========================================================================== */
1455/* Structures and Enums */
1456/* ========================================================================== */
1457typedef struct {
1458 uint8 regNum;
1459 uint8 numPins;
1462
1463/* ========================================================================== */
1464/* Global Declarations */
1465/* ========================================================================== */
1466
1469extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_WKUP_GPIO0_B01_ChannelGroupRef[1];
1470
1473extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_WKUP_GPIO0_B23_ChannelGroupRef[0];
1474
1477extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_GPIO0_B01_ChannelGroupRef[0];
1478
1481extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_GPIO0_B23_ChannelGroupRef[0];
1482
1485extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_GPIO0_B45_ChannelGroupRef[0];
1486
1489extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_GPIO1_B01_ChannelGroupRef[0];
1490
1493extern P2CONST(void, AUTOMATIC, DIO_CONST) DioConfig_GPIO1_B23_ChannelGroupRef[0];
1494
1495
1496#if (STD_ON == DIO_DEV_ERROR_DETECT)
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1513extern CONST (uint32,DIO_CONST) Dio_ConfigValidChannelMask[30U];
1514
1515#endif /* (STD_ON == DIO_DEV_ERROR_DETECT) */
1516
1518extern const uint32 Dio_PortIdInstance[DIO_HW_UNIT_CNT + 1U];
1520extern const uint32 Dio_Instance[DIO_HW_UNIT_CNT];
1522extern const uint32 Dio_GPIOBaseAddr[DIO_HW_UNIT_CNT];
1523
1524/* ========================================================================== */
1525/* Function Declarations */
1526/* ========================================================================== */
1528boolean Dio_isReservedPin(uint8 regNum, uint32 pinNum);
1529
1530#ifdef __cplusplus
1531}
1532#endif
1533
1534#endif /* #ifndef DIO_CFG_H_ */
1535
1536/* @} */
const void * DioConfig_GPIO1_B23_ChannelGroupRef[0]
Reference to channel group structure for GPIO1_B23 created at config time.
const uint32 Dio_PortIdInstance[DIO_HW_UNIT_CNT+1U]
DIO Max Port ID Instance.
boolean Dio_isReservedPin(uint8 regNum, uint32 pinNum)
This function checks whether pin is reserved
uint8 numPins
Definition Dio_Cfg.h:1459
const uint32 Dio_ConfigValidChannelMask[30U]
Channel mask for enabled pins in the available ports.
#define DIO_HW_UNIT_CNT
Total HW units or Instances.
Definition Dio_Cfg.h:1379
const void * DioConfig_WKUP_GPIO0_B01_ChannelGroupRef[1]
Reference to channel group structure for WKUP_GPIO0_B01 created at config time.
uint8 regNum
Definition Dio_Cfg.h:1458
const void * DioConfig_GPIO0_B23_ChannelGroupRef[0]
Reference to channel group structure for GPIO0_B23 created at config time.
const void * DioConfig_GPIO1_B01_ChannelGroupRef[0]
Reference to channel group structure for GPIO1_B01 created at config time.
const void * DioConfig_WKUP_GPIO0_B23_ChannelGroupRef[0]
Reference to channel group structure for WKUP_GPIO0_B23 created at config time.
const uint32 Dio_GPIOBaseAddr[DIO_HW_UNIT_CNT]
Base Address of Dio Instances.
const uint32 Dio_Instance[DIO_HW_UNIT_CNT]
DIO Instance IDs.
const void * DioConfig_GPIO0_B01_ChannelGroupRef[0]
Reference to channel group structure for GPIO0_B01 created at config time.
uint32 reservedPinStart
Definition Dio_Cfg.h:1460
const void * DioConfig_GPIO0_B45_ChannelGroupRef[0]
Reference to channel group structure for GPIO0_B45 created at config time.
Definition Dio_Cfg.h:1457