MCUSW
Spi_Cfg.h
Go to the documentation of this file.
1 /*
2 *
3 * Copyright (c) 2024 Texas Instruments Incorporated
4 *
5 * All rights reserved not granted herein.
6 *
7 * Limited License.
8 *
9 * Texas Instruments Incorporated grants a world-wide, royalty-free, non-exclusive
10 * license under copyrights and patents it now or hereafter owns or controls to make,
11 * have made, use, import, offer to sell and sell ("Utilize") this software subject to the
12 * terms herein. With respect to the foregoing patent license, such license is granted
13 * solely to the extent that any such patent is necessary to Utilize the software alone.
14 * The patent license shall not apply to any combinations which include this software,
15 * other than combinations with devices manufactured by or for TI ("TI Devices").
16 * No hardware patent is licensed hereunder.
17 *
18 * Redistributions must preserve existing copyright notices and reproduce this license
19 * (including the above copyright notice and the disclaimer and (if applicable) source
20 * code license limitations below) in the documentation and/or other materials provided
21 * with the distribution
22 *
23 * Redistribution and use in binary form, without modification, are permitted provided
24 * that the following conditions are met:
25 *
26 * * No reverse engineering, decompilation, or disassembly of this software is
27 * permitted with respect to any software provided in binary form.
28 *
29 * * any redistribution and use are licensed by TI for use only with TI Devices.
30 *
31 * * Nothing shall obligate TI to provide you with source code for the software
32 * licensed and provided to you in object code.
33 *
34 * If software source code is provided to you, modification and redistribution of the
35 * source code are permitted provided that the following conditions are met:
36 *
37 * * any redistribution and use of the source code, including any resulting derivative
38 * works, are licensed by TI for use only with TI Devices.
39 *
40 * * any redistribution and use of any object code compiled from the source code
41 * and any resulting derivative works, are licensed by TI for use only with TI Devices.
42 *
43 * Neither the name of Texas Instruments Incorporated nor the names of its suppliers
44 *
45 * may be used to endorse or promote products derived from this software without
46 * specific prior written permission.
47 *
48 * DISCLAIMER.
49 *
50 * THIS SOFTWARE IS PROVIDED BY TI AND TI'S LICENSORS "AS IS" AND ANY EXPRESS
51 * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
52 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
53 * IN NO EVENT SHALL TI AND TI'S LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT,
54 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
55 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
56 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
57 * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
58 * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
59 * OF THE POSSIBILITY OF SUCH DAMAGE.
60 *
61 */
62 
70  /*****************************************************************************
71  Project : J721E_Test
72  Date : 2023-11-07 17:28:13
73  SW Ver : 9.0
74  Module Rele Ver : AUTOSAR 4.3.1 0
75 
76  This file is generated by EB Tresos
77  Do not modify this file, otherwise the software may behave in unexpected way.
78  ******************************************************************************/
79 
87 #ifndef SPI_CFG_H_
88 #define SPI_CFG_H_
89 
90 /* ========================================================================== */
91 /* Include Files */
92 /* ========================================================================== */
93 #include "Os.h"
94 #include "Dem.h"
95 #include "Det.h"
96 #include "Spi_Cbk.h"
97 
98 #ifdef __cplusplus
99 extern "C" {
100 #endif
101 
107 #define SPI_VARIANT_POST_BUILD (STD_ON)
108 
115 #define SPI_CHANNELBUFFERS (SPI_IB_EB)
116 
118 #define SPI_IB_MAX_LENGTH (64U)
119 
121 #define SPI_DEV_ERROR_DETECT (STD_ON)
122 
124 #define SPI_JOB_LOG (STD_ON)
125 
127 #define SPI_MAX_JOB_LOG (100U)
128 
129 
130 
131 
132 
133 
134 
135 
136 
137 
138 
139 
141 #define SPI_MAX_HW_DMA_UNIT (0U)
142 
144 #define SPI_DMA_ENABLE (STD_OFF)
145 
146 /*
147  * Scalability levels
148  */
150 #define SPI_LEVEL_0 (0U)
151 
152 #define SPI_LEVEL_1 (1U)
153 
154 #define SPI_LEVEL_2 (2U)
155 
157 #define SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT (STD_OFF)
158 
160 #define SPI_SCALEABILITY (SPI_LEVEL_2)
161 
163 #define SPI_VERSION_INFO_API (STD_ON)
164 
166 #define SPI_HW_STATUS_API (STD_ON)
167 
169 #define SPI_CANCEL_API (STD_ON)
170 
171 /*
172  * All below macros are used for static memory allocation and can be changed to
173  * match the usecase requirements.
174  */
176 #define SPI_MAX_CHANNELS_PER_JOB (1U)
177 
179 #define SPI_MAX_JOBS_PER_SEQ (1U)
180 
182 #define SPI_MAX_CHANNELS (1U)
183 
185 #define SPI_MAX_JOBS (1U)
186 
188 #define SPI_MAX_SEQ (1U)
189 
194 #define SPI_MAX_HW_UNIT (8U)
195 
199 #define SPI_MAX_EXT_DEV (11U)
200 
201 /*
202  All below macros are used for enabling the ISR for a particular hardware.
203  */
204 
207 #define SPI_UNIT_MCU_MCSPI0_ACTIVE (STD_ON)
208 
211 #define SPI_UNIT_MCU_MCSPI1_ACTIVE (STD_ON)
212 
215 #define SPI_UNIT_MCU_MCSPI2_ACTIVE (STD_ON)
216 
219 #define SPI_UNIT_MCSPI0_ACTIVE (STD_ON)
220 
223 #define SPI_UNIT_MCSPI1_ACTIVE (STD_ON)
224 
227 #define SPI_UNIT_MCSPI2_ACTIVE (STD_ON)
228 
231 #define SPI_UNIT_MCSPI3_ACTIVE (STD_ON)
232 
233 
236 #define SPI_UNIT_MCSPI4_ACTIVE (STD_ON)
237 
240 #define SPI_UNIT_MCSPI5_ACTIVE (STD_OFF)
241 
244 #define SPI_UNIT_MCSPI6_ACTIVE (STD_OFF)
245 
248 #define SPI_UNIT_MCSPI7_ACTIVE (STD_OFF)
249 
250 
251 
252 
253 
254 
255 
256 
257 
258 
259 
260 
261 
263 #define SPI_ISR_TYPE (SPI_ISR_CAT1)
264 
266 #define SPI_OS_COUNTER_ID ((CounterType)OsCounter_0)
267 
273 #define SPI_TIMEOUT_DURATION (32000U)
274 
276 #define SPI_REGISTER_READBACK_API (STD_ON)
277 
279 #define SPI_SAFETY_API (STD_ON)
280 
282 #define SpiConf_SpiChannel_SpiChannel_0 (0U)
283 
285 #define SpiConf_SpiExternalDevice_CS0 (SPI_CS0)
286 
287 
289 #define SpiConf_SpiJob_SpiJob_0 (0U)
290 
292 #define SpiConf_SpiSequence_SpiSequence_0 (0U)
293 
294 
296 #define SpiConf_SpiExternalDevice_HwUnitId0 (CSIB0)
297 
298 #define SpiConf_SpiExternalDevice_HwUnitId1 (CSIB1)
299 
300 #define SpiConf_SpiExternalDevice_HwUnitId2 (CSIB2)
301 
302 #define SpiConf_SpiExternalDevice_HwUnitId3 (CSIB3)
303 
304 #define SpiConf_SpiExternalDevice_HwUnitId4 (CSIB4)
305 
306 #define SpiConf_SpiExternalDevice_HwUnitId5 (CSIB5)
307 
308 #define SpiConf_SpiExternalDevice_HwUnitId6 (CSIB6)
309 
310 #define SpiConf_SpiExternalDevice_HwUnitId7 (CSIB7)
311 
312 
319 #define DemConf_DemEventParameter_SPI_DEM_NO_EVENT (0xFFFFU)
320 #define SPI_DEM_NO_EVENT DemConf_DemEventParameter_SPI_DEM_NO_EVENT
321 
322 #ifndef SPI_E_HARDWARE_ERROR
323 
324 #define SPI_E_HARDWARE_ERROR (DemConf_DemEventParameter_SPI_E_HARDWARE_ERROR)
325 #endif
326 
331 #define SPI_UNIT_MCU_MCSPI0 ((Spi_HWUnitType) CSIB0)
332 
333 #define SPI_UNIT_MCU_MCSPI1 ((Spi_HWUnitType) CSIB1)
334 
335 #define SPI_UNIT_MCU_MCSPI2 ((Spi_HWUnitType) CSIB2)
336 
337 #define SPI_UNIT_MCSPI0 ((Spi_HWUnitType) CSIB3)
338 
339 #define SPI_UNIT_MCSPI1 ((Spi_HWUnitType) CSIB4)
340 
341 #define SPI_UNIT_MCSPI2 ((Spi_HWUnitType) CSIB5)
342 
343 #define SPI_UNIT_MCSPI3 ((Spi_HWUnitType) CSIB6)
344 
345 #define SPI_UNIT_MCSPI4 ((Spi_HWUnitType) CSIB7)
346 
347 #define SPI_UNIT_MCSPI5 ((Spi_HWUnitType) CSIB8)
348 
349 #define SPI_UNIT_MCSPI6 ((Spi_HWUnitType) CSIB9)
350 
351 #define SPI_UNIT_MCSPI7 ((Spi_HWUnitType) CSIB10)
352 /* @} */
353 
358 #define SPI_HW_UNIT_CNT (11U)
359 
360 extern const uint32 Spi_HwUnitBaseAddr[SPI_HW_UNIT_CNT];
361 
362 /* @} */
363 
364 /* ========================================================================== */
365 /* Structures and Enums */
366 /* ========================================================================== */
367 
368 
369 
370 
375 typedef enum
376 {
377  CSIB0 = 0U,
400 
402 extern void SpiApp_wbInvCache(uint8 *buf, uint16 len);
404 extern void SpiApp_wbCache(uint8 *buf, uint16 len);
406 extern void SpiApp_invCache(uint8 *buf, uint16 len);
407 
408 
409 
411 extern const struct Spi_ConfigType_s SpiDriver;
412 
413 
414 /* ========================================================================== */
415 /* Function Declarations */
416 /* ========================================================================== */
423 FUNC(void, SPI_CODE_FAST) Spi_IrqUnitMcuMcspi0TxRx(void);
424 
426 FUNC(void, SPI_CODE_FAST) Spi_IrqUnitMcuMcspi1TxRx(void);
427 
429 FUNC(void, SPI_CODE_FAST) Spi_IrqUnitMcuMcspi2TxRx(void);
430 
432 FUNC(void, SPI_CODE_FAST) Spi_IrqUnitMcspi0TxRx(void);
433 
435 FUNC(void, SPI_CODE_FAST) Spi_IrqUnitMcspi1TxRx(void);
436 
438 FUNC(void, SPI_CODE_FAST) Spi_IrqUnitMcspi2TxRx(void);
439 
441 FUNC(void, SPI_CODE_FAST) Spi_IrqUnitMcspi3TxRx(void);
442 
444 FUNC(void, SPI_CODE_FAST) Spi_IrqUnitMcspi4TxRx(void);
445 
446 
447 
448 
449 
450 #ifdef __cplusplus
451 }
452 #endif
453 
454 #endif /* #ifndef SPI_CFG_H_ */
455 
456 /* @} */
void Spi_IrqUnitMcspi0TxRx(void)
SPI MCSPI0 ISR.
Definition: Spi_Cfg.h:379
void Spi_IrqUnitMcuMcspi0TxRx(void)
SPI Hwunit ISR.
void Spi_IrqUnitMcspi3TxRx(void)
SPI MCSPI3 ISR.
Definition: Spi_Cfg.h:391
void Spi_IrqUnitMcuMcspi1TxRx(void)
SPI MCU_MCSPI1 ISR.
const struct Spi_ConfigType_s SpiDriver
SPI Configuration struct declaration.
void SpiApp_wbInvCache(uint8 *buf, uint16 len)
Cache write-back invalidate function.
Definition: Spi_Cfg.h:393
Definition: Spi_Cfg.h:377
Definition: Spi_Cfg.h:381
void SpiApp_wbCache(uint8 *buf, uint16 len)
Cache write-back function.
#define SPI_HW_UNIT_CNT
Total HW units - used for array allocation. This should be +1 of the max unit number.
Definition: Spi_Cfg.h:358
void SpiApp_invCache(uint8 *buf, uint16 len)
Cache invalidate function.
void Spi_IrqUnitMcspi4TxRx(void)
SPI MCSPI4 ISR.
Definition: Spi_Cfg.h:395
void Spi_IrqUnitMcspi2TxRx(void)
SPI MCSPI2 ISR.
void Spi_IrqUnitMcspi1TxRx(void)
SPI MCSPI1 ISR.
void Spi_IrqUnitMcuMcspi2TxRx(void)
SPI MCU_MCSPI2 ISR.
Definition: Spi_Cfg.h:389
Definition: Spi_Cfg.h:383
Spi_HwUnitType
This type defines a range of HW SPI Hardware microcontroller peripheral allocated to this Job.
Definition: Spi_Cfg.h:375
Definition: Spi_Cfg.h:397
const uint32 Spi_HwUnitBaseAddr[SPI_HW_UNIT_CNT]
Definition: Spi_Cfg.h:385
Definition: Spi_Cfg.h:387