AM65x MCU+ SDK
09.01.00
udma_soc.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2023 Texas Instruments Incorporated
3
*
4
* Redistribution and use in source and binary forms, with or without
5
* modification, are permitted provided that the following conditions
6
* are met:
7
*
8
* Redistributions of source code must retain the above copyright
9
* notice, this list of conditions and the following disclaimer.
10
*
11
* Redistributions in binary form must reproduce the above copyright
12
* notice, this list of conditions and the following disclaimer in the
13
* documentation and/or other materials provided with the
14
* distribution.
15
*
16
* Neither the name of Texas Instruments Incorporated nor the names of
17
* its contributors may be used to endorse or promote products derived
18
* from this software without specific prior written permission.
19
*
20
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31
*/
32
39
#ifndef UDMA_SOC_H_
40
#define UDMA_SOC_H_
41
42
/* ========================================================================== */
43
/* Include Files */
44
/* ========================================================================== */
45
46
/* None */
47
48
#ifdef __cplusplus
49
extern
"C"
{
50
#endif
51
52
/* ========================================================================== */
53
/* Macros & Typedefs */
54
/* ========================================================================== */
55
65
#define UDMA_INST_ID_MAIN_0 (UDMA_INST_ID_0)
66
67
#define UDMA_INST_ID_MCU_0 (UDMA_INST_ID_1)
68
69
#define UDMA_INST_ID_START (UDMA_INST_ID_0)
70
71
#define UDMA_INST_ID_MAX (UDMA_INST_ID_1)
72
73
#define UDMA_NUM_INST_ID (UDMA_INST_ID_MAX - UDMA_INST_ID_START + 1U)
74
85
#define UDMA_SOC_CFG_UDMAP_PRESENT (1U)
86
88
#define UDMA_SOC_CFG_LCDMA_PRESENT (0U)
89
91
#define UDMA_SOC_CFG_PROXY_PRESENT (1U)
92
94
#define UDMA_SOC_CFG_CLEC_PRESENT (1U)
95
97
#define UDMA_SOC_CFG_RA_NORMAL_PRESENT (1U)
98
100
#define UDMA_SOC_CFG_RA_LCDMA_PRESENT (0U)
101
103
#define UDMA_SOC_CFG_RING_MON_PRESENT (1U)
104
106
#define UDMA_SOC_CFG_APPLY_RING_WORKAROUND (1U)
107
118
#define UDMA_TX_UHC_CHANS_FDEPTH (CSL_NAVSS_UDMAP_TX_UHC_CHANS_FDEPTH)
119
120
#define UDMA_TX_HC_CHANS_FDEPTH (CSL_NAVSS_UDMAP_TX_HC_CHANS_FDEPTH)
121
122
#define UDMA_TX_CHANS_FDEPTH (CSL_NAVSS_UDMAP_TX_CHANS_FDEPTH)
123
134
#define UDMA_RINGACC_ASEL_ENDPOINT_PHYSADDR (0U)
135
139
#define UDMA_RING_MODE_INVALID (CSL_RINGACC_RING_MODE_INVALID)
140
142
#define UDMA_NUM_MAPPED_TX_GROUP (0U)
143
151
/* No mapped TX channels/rings in AM65XX */
155
#define UDMA_NUM_MAPPED_RX_GROUP (0U)
156
164
/* No mapped RX channels/rings in AM65XX */
168
#define UDMA_NUM_UTC_INSTANCE (CSL_NAVSS_UTC_CNT)
169
178
#define UDMA_UTC_ID_MSMC_DRU0 (UDMA_UTC_ID0)
179
182
#define UDMA_UTC_START_CH_DRU0 (0U)
183
184
#define UDMA_UTC_NUM_CH_DRU0 (CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILS_THREAD_CNT)
185
186
#define UDMA_UTC_START_THREAD_ID_DRU0 (CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILD_THREAD_OFFSET)
187
188
#define UDMA_UTC_BASE_DRU0 (CSL_COMPUTE_CLUSTER0_DRU_BASE)
189
198
/*
199
* Locally used core ID to define default RM configuration.
200
* Not to be used by caller
201
*/
202
/* Main domain cores */
203
#define UDMA_CORE_ID_MPU1_0 (0U)
204
#define UDMA_NUM_MAIN_CORE (1U)
205
/* MCU domain cores - Note: This should be after all main domain cores */
206
#define UDMA_CORE_ID_MCU1_0 (UDMA_NUM_MAIN_CORE + 0U)
207
#define UDMA_CORE_ID_MCU1_1 (UDMA_NUM_MAIN_CORE + 1U)
208
#define UDMA_NUM_MCU_CORE (2U)
209
/* Total number of cores */
210
#define UDMA_NUM_CORE (UDMA_NUM_MAIN_CORE + UDMA_NUM_MCU_CORE)
211
223
#define UDMA_DRU_CORE_ID_MPU1_0 (CSL_DRU_CORE_ID_0)
224
#define UDMA_DRU_CORE_ID_MCU1_0 (CSL_DRU_CORE_ID_1)
225
#define UDMA_DRU_CORE_ID_MCU1_1 (CSL_DRU_CORE_ID_2)
226
237
#define UDMA_RM_RES_ID_TX_UHC (0U)
238
239
#define UDMA_RM_RES_ID_TX_HC (1U)
240
241
#define UDMA_RM_RES_ID_TX (2U)
242
243
#define UDMA_RM_RES_ID_RX_UHC (3U)
244
245
#define UDMA_RM_RES_ID_RX_HC (4U)
246
247
#define UDMA_RM_RES_ID_RX (5U)
248
249
#define UDMA_RM_RES_ID_UTC (6U)
250
251
#define UDMA_RM_RES_ID_RX_FLOW (7U)
252
253
#define UDMA_RM_RES_ID_RING (8U)
254
255
#define UDMA_RM_RES_ID_GLOBAL_EVENT (9U)
256
257
#define UDMA_RM_RES_ID_VINTR (10U)
258
259
#define UDMA_RM_RES_ID_IR_INTR (11U)
260
261
#define UDMA_RM_RES_ID_PROXY (12U)
262
263
#define UDMA_RM_RES_ID_RING_MON (13U)
264
265
#define UDMA_RM_NUM_RES (14U)
266
270
#define UDMA_RM_NUM_SHARED_RES (3U)
271
273
#define UDMA_RM_SHARED_RES_MAX_INST (UDMA_NUM_CORE)
274
292
#define UDMA_PSIL_CH_MAIN_SAUL0_TX (CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILD_THREAD_OFFSET)
293
#define UDMA_PSIL_CH_MAIN_ICSS_G0_TX (CSL_PSILCFG_NAVSS_MAIN_ICSS_G0_PSILD_THREAD_OFFSET)
294
#define UDMA_PSIL_CH_MAIN_ICSS_G1_TX (CSL_PSILCFG_NAVSS_MAIN_ICSS_G1_PSILD_THREAD_OFFSET)
295
#define UDMA_PSIL_CH_MAIN_ICSS_G2_TX (CSL_PSILCFG_NAVSS_MAIN_ICSS_G2_PSILD_THREAD_OFFSET)
296
#define UDMA_PSIL_CH_MAIN_CAL0_TX (CSL_PSILCFG_NAVSS_MAIN_CAL0_PSILD_THREAD_OFFSET)
297
298
#define UDMA_PSIL_CH_MAIN_SAUL0_RX (CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILS_THREAD_OFFSET)
299
#define UDMA_PSIL_CH_MAIN_ICSS_G0_RX (CSL_PSILCFG_NAVSS_MAIN_ICSS_G0_PSILS_THREAD_OFFSET)
300
#define UDMA_PSIL_CH_MAIN_ICSS_G1_RX (CSL_PSILCFG_NAVSS_MAIN_ICSS_G1_PSILS_THREAD_OFFSET)
301
#define UDMA_PSIL_CH_MAIN_ICSS_G2_RX (CSL_PSILCFG_NAVSS_MAIN_ICSS_G2_PSILS_THREAD_OFFSET)
302
#define UDMA_PSIL_CH_MAIN_CAL0_RX (CSL_PSILCFG_NAVSS_MAIN_CAL0_PSILS_THREAD_OFFSET)
303
304
#define UDMA_PSIL_CH_MAIN_SAUL0_TX_CNT (CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILD_THREAD_CNT)
305
#define UDMA_PSIL_CH_MAIN_ICSS_G0_TX_CNT (CSL_PSILCFG_NAVSS_MAIN_ICSS_G0_PSILD_THREAD_CNT)
306
#define UDMA_PSIL_CH_MAIN_ICSS_G1_TX_CNT (CSL_PSILCFG_NAVSS_MAIN_ICSS_G1_PSILD_THREAD_CNT)
307
#define UDMA_PSIL_CH_MAIN_ICSS_G2_TX_CNT (CSL_PSILCFG_NAVSS_MAIN_ICSS_G2_PSILD_THREAD_CNT)
308
#define UDMA_PSIL_CH_MAIN_CAL0_TX_CNT (CSL_PSILCFG_NAVSS_MAIN_CAL0_PSILD_THREAD_CNT)
309
310
#define UDMA_PSIL_CH_MAIN_SAUL0_RX_CNT (CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILS_THREAD_CNT)
311
#define UDMA_PSIL_CH_MAIN_ICSS_G0_RX_CNT (CSL_PSILCFG_NAVSS_MAIN_ICSS_G0_PSILS_THREAD_CNT)
312
#define UDMA_PSIL_CH_MAIN_ICSS_G1_RX_CNT (CSL_PSILCFG_NAVSS_MAIN_ICSS_G1_PSILS_THREAD_CNT)
313
#define UDMA_PSIL_CH_MAIN_ICSS_G2_RX_CNT (CSL_PSILCFG_NAVSS_MAIN_ICSS_G2_PSILS_THREAD_CNT)
314
#define UDMA_PSIL_CH_MAIN_CAL0_RX_CNT (CSL_PSILCFG_NAVSS_MAIN_CAL0_PSILS_THREAD_CNT)
315
325
#define UDMA_PSIL_CH_MCU_CPSW0_TX (CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILD_THREAD_OFFSET)
326
#define UDMA_PSIL_CH_MCU_CPSW0_RX (CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILS_THREAD_OFFSET)
327
328
#define UDMA_PSIL_CH_MCU_CPSW0_TX_CNT (CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILD_THREAD_CNT)
329
#define UDMA_PSIL_CH_MCU_CPSW0_RX_CNT (CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILS_THREAD_CNT)
330
351
/*
352
* PDMA Main McASP TX Channels
353
*/
354
#define UDMA_PDMA_CH_MAIN_MCASP0_TX (CSL_PDMA_CH_MAIN_MCASP0_CH0_TX)
355
#define UDMA_PDMA_CH_MAIN_MCASP1_TX (CSL_PDMA_CH_MAIN_MCASP1_CH0_TX)
356
#define UDMA_PDMA_CH_MAIN_MCASP2_TX (CSL_PDMA_CH_MAIN_MCASP2_CH0_TX)
357
/*
358
* PDMA Main McSPI TX Channels
359
*/
360
#define UDMA_PDMA_CH_MAIN_MCSPI0_CH0_TX (CSL_PDMA_CH_MAIN_MCSPI0_CH0_TX)
361
#define UDMA_PDMA_CH_MAIN_MCSPI0_CH1_TX (CSL_PDMA_CH_MAIN_MCSPI0_CH1_TX)
362
#define UDMA_PDMA_CH_MAIN_MCSPI0_CH2_TX (CSL_PDMA_CH_MAIN_MCSPI0_CH2_TX)
363
#define UDMA_PDMA_CH_MAIN_MCSPI0_CH3_TX (CSL_PDMA_CH_MAIN_MCSPI0_CH3_TX)
364
#define UDMA_PDMA_CH_MAIN_MCSPI1_CH0_TX (CSL_PDMA_CH_MAIN_MCSPI1_CH0_TX)
365
#define UDMA_PDMA_CH_MAIN_MCSPI1_CH1_TX (CSL_PDMA_CH_MAIN_MCSPI1_CH1_TX)
366
#define UDMA_PDMA_CH_MAIN_MCSPI1_CH2_TX (CSL_PDMA_CH_MAIN_MCSPI1_CH2_TX)
367
#define UDMA_PDMA_CH_MAIN_MCSPI1_CH3_TX (CSL_PDMA_CH_MAIN_MCSPI1_CH3_TX)
368
#define UDMA_PDMA_CH_MAIN_MCSPI2_CH0_TX (CSL_PDMA_CH_MAIN_MCSPI2_CH0_TX)
369
#define UDMA_PDMA_CH_MAIN_MCSPI2_CH1_TX (CSL_PDMA_CH_MAIN_MCSPI2_CH1_TX)
370
#define UDMA_PDMA_CH_MAIN_MCSPI2_CH2_TX (CSL_PDMA_CH_MAIN_MCSPI2_CH2_TX)
371
#define UDMA_PDMA_CH_MAIN_MCSPI2_CH3_TX (CSL_PDMA_CH_MAIN_MCSPI2_CH3_TX)
372
#define UDMA_PDMA_CH_MAIN_MCSPI3_CH0_TX (CSL_PDMA_CH_MAIN_MCSPI3_CH0_TX)
373
#define UDMA_PDMA_CH_MAIN_MCSPI3_CH1_TX (CSL_PDMA_CH_MAIN_MCSPI3_CH1_TX)
374
#define UDMA_PDMA_CH_MAIN_MCSPI3_CH2_TX (CSL_PDMA_CH_MAIN_MCSPI3_CH2_TX)
375
#define UDMA_PDMA_CH_MAIN_MCSPI3_CH3_TX (CSL_PDMA_CH_MAIN_MCSPI3_CH3_TX)
376
#define UDMA_PDMA_CH_MAIN_MCSPI4_CH0_TX (CSL_PDMA_CH_MAIN_MCSPI4_CH0_TX)
377
#define UDMA_PDMA_CH_MAIN_MCSPI4_CH1_TX (CSL_PDMA_CH_MAIN_MCSPI4_CH1_TX)
378
#define UDMA_PDMA_CH_MAIN_MCSPI4_CH2_TX (CSL_PDMA_CH_MAIN_MCSPI4_CH2_TX)
379
#define UDMA_PDMA_CH_MAIN_MCSPI4_CH3_TX (CSL_PDMA_CH_MAIN_MCSPI4_CH3_TX)
380
/*
381
* PDMA Main UART TX Channels
382
*/
383
#define UDMA_PDMA_CH_MAIN_UART0_TX (CSL_PDMA_CH_MAIN_UART0_CH0_TX)
384
#define UDMA_PDMA_CH_MAIN_UART1_TX (CSL_PDMA_CH_MAIN_UART1_CH0_TX)
385
#define UDMA_PDMA_CH_MAIN_UART2_TX (CSL_PDMA_CH_MAIN_UART2_CH0_TX)
386
396
/*
397
* PDMA MCU McSPI TX Channels
398
*/
399
#define UDMA_PDMA_CH_MCU_MCSPI0_CH0_TX (CSL_PDMA_CH_MCU_MCSPI0_CH0_TX)
400
#define UDMA_PDMA_CH_MCU_MCSPI0_CH1_TX (CSL_PDMA_CH_MCU_MCSPI0_CH1_TX)
401
#define UDMA_PDMA_CH_MCU_MCSPI0_CH2_TX (CSL_PDMA_CH_MCU_MCSPI0_CH2_TX)
402
#define UDMA_PDMA_CH_MCU_MCSPI0_CH3_TX (CSL_PDMA_CH_MCU_MCSPI0_CH3_TX)
403
#define UDMA_PDMA_CH_MCU_MCSPI1_CH0_TX (CSL_PDMA_CH_MCU_MCSPI1_CH0_TX)
404
#define UDMA_PDMA_CH_MCU_MCSPI1_CH1_TX (CSL_PDMA_CH_MCU_MCSPI1_CH1_TX)
405
#define UDMA_PDMA_CH_MCU_MCSPI1_CH2_TX (CSL_PDMA_CH_MCU_MCSPI1_CH2_TX)
406
#define UDMA_PDMA_CH_MCU_MCSPI1_CH3_TX (CSL_PDMA_CH_MCU_MCSPI1_CH3_TX)
407
#define UDMA_PDMA_CH_MCU_MCSPI2_CH0_TX (CSL_PDMA_CH_MCU_MCSPI2_CH0_TX)
408
#define UDMA_PDMA_CH_MCU_MCSPI2_CH1_TX (CSL_PDMA_CH_MCU_MCSPI2_CH1_TX)
409
#define UDMA_PDMA_CH_MCU_MCSPI2_CH2_TX (CSL_PDMA_CH_MCU_MCSPI2_CH2_TX)
410
#define UDMA_PDMA_CH_MCU_MCSPI2_CH3_TX (CSL_PDMA_CH_MCU_MCSPI2_CH3_TX)
411
/*
412
* PDMA MCU MCAN TX Channels
413
*/
414
#define UDMA_PDMA_CH_MCU_MCAN0_CH0_TX (CSL_PDMA_CH_MCU_MCAN0_CH0_TX)
415
#define UDMA_PDMA_CH_MCU_MCAN0_CH1_TX (CSL_PDMA_CH_MCU_MCAN0_CH1_TX)
416
#define UDMA_PDMA_CH_MCU_MCAN0_CH2_TX (CSL_PDMA_CH_MCU_MCAN0_CH2_TX)
417
#define UDMA_PDMA_CH_MCU_MCAN1_CH0_TX (CSL_PDMA_CH_MCU_MCAN1_CH0_TX)
418
#define UDMA_PDMA_CH_MCU_MCAN1_CH1_TX (CSL_PDMA_CH_MCU_MCAN1_CH1_TX)
419
#define UDMA_PDMA_CH_MCU_MCAN1_CH2_TX (CSL_PDMA_CH_MCU_MCAN1_CH2_TX)
420
/*
421
* PDMA MCU UART TX Channels
422
*/
423
#define UDMA_PDMA_CH_MCU_UART0_TX (CSL_PDMA_CH_MCU_UART0_CH0_TX)
424
434
/*
435
* PDMA Main McASP RX Channels
436
*/
437
#define UDMA_PDMA_CH_MAIN_MCASP0_RX (CSL_PDMA_CH_MAIN_MCASP0_CH0_RX)
438
#define UDMA_PDMA_CH_MAIN_MCASP1_RX (CSL_PDMA_CH_MAIN_MCASP1_CH0_RX)
439
#define UDMA_PDMA_CH_MAIN_MCASP2_RX (CSL_PDMA_CH_MAIN_MCASP2_CH0_RX)
440
/*
441
* PDMA Main McSPI RX Channels
442
*/
443
#define UDMA_PDMA_CH_MAIN_MCSPI0_CH0_RX (CSL_PDMA_CH_MAIN_MCSPI0_CH0_RX)
444
#define UDMA_PDMA_CH_MAIN_MCSPI0_CH1_RX (CSL_PDMA_CH_MAIN_MCSPI0_CH1_RX)
445
#define UDMA_PDMA_CH_MAIN_MCSPI0_CH2_RX (CSL_PDMA_CH_MAIN_MCSPI0_CH2_RX)
446
#define UDMA_PDMA_CH_MAIN_MCSPI0_CH3_RX (CSL_PDMA_CH_MAIN_MCSPI0_CH3_RX)
447
#define UDMA_PDMA_CH_MAIN_MCSPI1_CH0_RX (CSL_PDMA_CH_MAIN_MCSPI1_CH0_RX)
448
#define UDMA_PDMA_CH_MAIN_MCSPI1_CH1_RX (CSL_PDMA_CH_MAIN_MCSPI1_CH1_RX)
449
#define UDMA_PDMA_CH_MAIN_MCSPI1_CH2_RX (CSL_PDMA_CH_MAIN_MCSPI1_CH2_RX)
450
#define UDMA_PDMA_CH_MAIN_MCSPI1_CH3_RX (CSL_PDMA_CH_MAIN_MCSPI1_CH3_RX)
451
#define UDMA_PDMA_CH_MAIN_MCSPI2_CH0_RX (CSL_PDMA_CH_MAIN_MCSPI2_CH0_RX)
452
#define UDMA_PDMA_CH_MAIN_MCSPI2_CH1_RX (CSL_PDMA_CH_MAIN_MCSPI2_CH1_RX)
453
#define UDMA_PDMA_CH_MAIN_MCSPI2_CH2_RX (CSL_PDMA_CH_MAIN_MCSPI2_CH2_RX)
454
#define UDMA_PDMA_CH_MAIN_MCSPI2_CH3_RX (CSL_PDMA_CH_MAIN_MCSPI2_CH3_RX)
455
#define UDMA_PDMA_CH_MAIN_MCSPI3_CH0_RX (CSL_PDMA_CH_MAIN_MCSPI3_CH0_RX)
456
#define UDMA_PDMA_CH_MAIN_MCSPI3_CH1_RX (CSL_PDMA_CH_MAIN_MCSPI3_CH1_RX)
457
#define UDMA_PDMA_CH_MAIN_MCSPI3_CH2_RX (CSL_PDMA_CH_MAIN_MCSPI3_CH2_RX)
458
#define UDMA_PDMA_CH_MAIN_MCSPI3_CH3_RX (CSL_PDMA_CH_MAIN_MCSPI3_CH3_RX)
459
#define UDMA_PDMA_CH_MAIN_MCSPI4_CH0_RX (CSL_PDMA_CH_MAIN_MCSPI4_CH0_RX)
460
#define UDMA_PDMA_CH_MAIN_MCSPI4_CH1_RX (CSL_PDMA_CH_MAIN_MCSPI4_CH1_RX)
461
#define UDMA_PDMA_CH_MAIN_MCSPI4_CH2_RX (CSL_PDMA_CH_MAIN_MCSPI4_CH2_RX)
462
#define UDMA_PDMA_CH_MAIN_MCSPI4_CH3_RX (CSL_PDMA_CH_MAIN_MCSPI4_CH3_RX)
463
/*
464
* PDMA Main UART RX Channels
465
*/
466
#define UDMA_PDMA_CH_MAIN_UART0_RX (CSL_PDMA_CH_MAIN_UART0_CH0_RX)
467
#define UDMA_PDMA_CH_MAIN_UART1_RX (CSL_PDMA_CH_MAIN_UART1_CH0_RX)
468
#define UDMA_PDMA_CH_MAIN_UART2_RX (CSL_PDMA_CH_MAIN_UART2_CH0_RX)
469
479
/*
480
* PDMA MCU ADC RX Channels
481
*/
482
#define UDMA_PDMA_CH_MCU_ADC0_CH0_RX (CSL_PDMA_CH_MCU_ADC0_CH0_RX)
483
#define UDMA_PDMA_CH_MCU_ADC0_CH1_RX (CSL_PDMA_CH_MCU_ADC0_CH1_RX)
484
#define UDMA_PDMA_CH_MCU_ADC1_CH0_RX (CSL_PDMA_CH_MCU_ADC1_CH0_RX)
485
#define UDMA_PDMA_CH_MCU_ADC1_CH1_RX (CSL_PDMA_CH_MCU_ADC1_CH1_RX)
486
/*
487
* PDMA MCU McSPI RX Channels
488
*/
489
#define UDMA_PDMA_CH_MCU_MCSPI0_CH0_RX (CSL_PDMA_CH_MCU_MCSPI0_CH0_RX)
490
#define UDMA_PDMA_CH_MCU_MCSPI0_CH1_RX (CSL_PDMA_CH_MCU_MCSPI0_CH1_RX)
491
#define UDMA_PDMA_CH_MCU_MCSPI0_CH2_RX (CSL_PDMA_CH_MCU_MCSPI0_CH2_RX)
492
#define UDMA_PDMA_CH_MCU_MCSPI0_CH3_RX (CSL_PDMA_CH_MCU_MCSPI0_CH3_RX)
493
#define UDMA_PDMA_CH_MCU_MCSPI1_CH0_RX (CSL_PDMA_CH_MCU_MCSPI1_CH0_RX)
494
#define UDMA_PDMA_CH_MCU_MCSPI1_CH1_RX (CSL_PDMA_CH_MCU_MCSPI1_CH1_RX)
495
#define UDMA_PDMA_CH_MCU_MCSPI1_CH2_RX (CSL_PDMA_CH_MCU_MCSPI1_CH2_RX)
496
#define UDMA_PDMA_CH_MCU_MCSPI1_CH3_RX (CSL_PDMA_CH_MCU_MCSPI1_CH3_RX)
497
#define UDMA_PDMA_CH_MCU_MCSPI2_CH0_RX (CSL_PDMA_CH_MCU_MCSPI2_CH0_RX)
498
#define UDMA_PDMA_CH_MCU_MCSPI2_CH1_RX (CSL_PDMA_CH_MCU_MCSPI2_CH1_RX)
499
#define UDMA_PDMA_CH_MCU_MCSPI2_CH2_RX (CSL_PDMA_CH_MCU_MCSPI2_CH2_RX)
500
#define UDMA_PDMA_CH_MCU_MCSPI2_CH3_RX (CSL_PDMA_CH_MCU_MCSPI2_CH3_RX)
501
/*
502
* PDMA MCU MCAN RX Channels
503
*/
504
#define UDMA_PDMA_CH_MCU_MCAN0_CH0_RX (CSL_PDMA_CH_MCU_MCAN0_CH0_RX)
505
#define UDMA_PDMA_CH_MCU_MCAN0_CH1_RX (CSL_PDMA_CH_MCU_MCAN0_CH1_RX)
506
#define UDMA_PDMA_CH_MCU_MCAN0_CH2_RX (CSL_PDMA_CH_MCU_MCAN0_CH2_RX)
507
#define UDMA_PDMA_CH_MCU_MCAN1_CH0_RX (CSL_PDMA_CH_MCU_MCAN1_CH0_RX)
508
#define UDMA_PDMA_CH_MCU_MCAN1_CH1_RX (CSL_PDMA_CH_MCU_MCAN1_CH1_RX)
509
#define UDMA_PDMA_CH_MCU_MCAN1_CH2_RX (CSL_PDMA_CH_MCU_MCAN1_CH2_RX)
510
/*
511
* PDMA MCU UART RX Channels
512
*/
513
#define UDMA_PDMA_CH_MCU_UART0_RX (CSL_PDMA_CH_MCU_UART0_CH0_RX)
514
518
/* ========================================================================== */
519
/* Structure Declarations */
520
/* ========================================================================== */
521
522
/* None */
523
524
/* ========================================================================== */
525
/* Function Declarations */
526
/* ========================================================================== */
532
uint32_t
Udma_isCacheCoherent
(
void
);
533
534
/* ========================================================================== */
535
/* Static Function Definitions */
536
/* ========================================================================== */
537
538
/* None */
539
540
#ifdef __cplusplus
541
}
542
#endif
543
544
#endif
/* #ifndef UDMA_SOC_H_ */
Udma_isCacheCoherent
uint32_t Udma_isCacheCoherent(void)
Returns TRUE if the memory is cache coherent.
source
drivers
udma
soc
am65x
udma_soc.h
generated by
1.8.20