AM65x MCU+ SDK  09.01.00
tisci_resasg_types.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2023 Texas Instruments Incorporated
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions
6  * are met:
7  *
8  * Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10  *
11  * Redistributions in binary form must reproduce the above copyright
12  * notice, this list of conditions and the following disclaimer in the
13  * documentation and/or other materials provided with the
14  * distribution.
15  *
16  * Neither the name of Texas Instruments Incorporated nor the names of
17  * its contributors may be used to endorse or promote products derived
18  * from this software without specific prior written permission.
19  *
20  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31  *
32  */
53 #ifndef TISCI_RESASG_TYPES_H
54 #define TISCI_RESASG_TYPES_H
55 
59 #define TISCI_RESASG_TYPE_SHIFT (0x0006U)
60 
63 #define TISCI_RESASG_TYPE_MASK (0xFFC0U)
64 
67 #define TISCI_RESASG_SUBTYPE_SHIFT (0x0000U)
68 
71 #define TISCI_RESASG_SUBTYPE_MASK (0x003FU)
72 
76 #define TISCI_RESASG_UTYPE(type, subtype) \
77  ((((uint16_t) (type) << TISCI_RESASG_TYPE_SHIFT) & TISCI_RESASG_TYPE_MASK) | \
78  (((uint16_t) (subtype) << TISCI_RESASG_SUBTYPE_SHIFT) & TISCI_RESASG_SUBTYPE_MASK))
79 
83 #define TISCI_RESASG_SUBTYPE_IA_VINT (0x000AU)
84 #define TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_GEVT (0x000BU)
85 #define TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_MEVT (0x000CU)
86 #define TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_SEVT (0x000DU)
87 #define TISCI_RESASG_SUBTYPES_IA_CNT (0x0004U)
88 
92 #define TISCI_RESASG_SUBTYPE_IR_OUTPUT (0x0000U)
93 #define TISCI_RESASG_SUBTYPES_IR_CNT (0x0001U)
94 
98 #define TISCI_RESASG_SUBTYPE_PROXY_PROXIES (0x0000U)
99 #define TISCI_RESASG_SUBTYPES_PROXY_CNT (0x0001U)
100 
104 #define TISCI_RESASG_SUBTYPE_RA_ERROR_OES (0x0000U)
105 #define TISCI_RESASG_SUBTYPE_RA_GP (0x0001U)
106 #define TISCI_RESASG_SUBTYPE_RA_UDMAP_RX (0x0002U)
107 #define TISCI_RESASG_SUBTYPE_RA_UDMAP_TX (0x0003U)
108 #define TISCI_RESASG_SUBTYPE_RA_UDMAP_TX_EXT (0x0004U)
109 #define TISCI_RESASG_SUBTYPE_RA_UDMAP_RX_H (0x0005U)
110 #define TISCI_RESASG_SUBTYPE_RA_UDMAP_TX_H (0x0007U)
111 #define TISCI_RESASG_SUBTYPE_RA_VIRTID (0x000AU)
112 #define TISCI_RESASG_SUBTYPE_RA_MONITORS (0x000BU)
113 #define TISCI_RESASG_SUBTYPES_RA_CNT (0x0009U)
114 
118 #define TISCI_RESASG_SUBTYPE_UDMAP_RX_FLOW_COMMON (0x0000U)
119 #define TISCI_RESASG_SUBTYPE_UDMAP_INVALID_FLOW_OES (0x0001U)
120 #define TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_TRIGGER (0x0002U)
121 #define TISCI_RESASG_SUBTYPE_UDMAP_GLOBAL_CONFIG (0x0003U)
122 #define TISCI_RESASG_SUBTYPE_UDMAP_RX_CHAN (0x000AU)
123 #define TISCI_RESASG_SUBTYPE_UDMAP_RX_HCHAN (0x000BU)
124 #define TISCI_RESASG_SUBTYPE_UDMAP_TX_CHAN (0x000DU)
125 #define TISCI_RESASG_SUBTYPE_UDMAP_TX_ECHAN (0x000EU)
126 #define TISCI_RESASG_SUBTYPE_UDMAP_TX_HCHAN (0x000FU)
127 #define TISCI_RESASG_SUBTYPES_UDMAP_CNT (0x0009U)
128 
129 
133 #define TISCI_RESASG_UTYPE_CNT 52U
134 
138 #define TISCI_RESASG_ENTRIES_MAX (TISCI_RESASG_UTYPE_CNT * 5U)
139 
140 #endif /* TISCI_RESASG_TYPES_H */
141