|
AM64x MCU+ SDK
10.00.00
|
|
Go to the documentation of this file.
67 #define TISCI_MSG_VALUE_RM_RING_ADDR_LO_VALID (1u << 0u)
71 #define TISCI_MSG_VALUE_RM_RING_ADDR_HI_VALID (1u << 1u)
75 #define TISCI_MSG_VALUE_RM_RING_COUNT_VALID (1u << 2u)
79 #define TISCI_MSG_VALUE_RM_RING_MODE_VALID (1u << 3u)
83 #define TISCI_MSG_VALUE_RM_RING_SIZE_VALID (1u << 4u)
87 #define TISCI_MSG_VALUE_RM_RING_ORDER_ID_VALID (1u << 5u)
91 #define TISCI_MSG_VALUE_RM_RING_VIRTID_VALID (1u << 6u)
96 #define TISCI_MSG_VALUE_RM_RING_ASEL_VALID (1U << 7U)
101 #define TISCI_MSG_VALUE_RM_RING_MODE_RING (0x0u)
105 #define TISCI_MSG_VALUE_RM_RING_MODE_MESSAGE (0x1u)
109 #define TISCI_MSG_VALUE_RM_RING_MODE_CREDENTIALS (0x2u)
113 #define TISCI_MSG_VALUE_RM_RING_MODE_QM (0x3u)
118 #define TISCI_MSG_VALUE_RM_RING_SIZE_4B (0x0u)
122 #define TISCI_MSG_VALUE_RM_RING_SIZE_8B (0x1u)
126 #define TISCI_MSG_VALUE_RM_RING_SIZE_16B (0x2u)
130 #define TISCI_MSG_VALUE_RM_RING_SIZE_32B (0x3u)
134 #define TISCI_MSG_VALUE_RM_RING_SIZE_64B (0x4u)
138 #define TISCI_MSG_VALUE_RM_RING_SIZE_128B (0x5u)
142 #define TISCI_MSG_VALUE_RM_RING_SIZE_256B (0x6u)
147 #define TISCI_MSG_VALUE_RM_MON_SOURCE_VALID (1u << 0U)
151 #define TISCI_MSG_VALUE_RM_MON_MODE_VALID (1u << 1U)
155 #define TISCI_MSG_VALUE_RM_MON_QUEUE_VALID (1u << 2U)
159 #define TISCI_MSG_VALUE_RM_MON_DATA0_VAL_VALID (1u << 3U)
163 #define TISCI_MSG_VALUE_RM_MON_DATA1_VAL_VALID (1u << 4U)
168 #define TISCI_MSG_VALUE_RM_MON_SRC_ELEM_CNT (0U)
172 #define TISCI_MSG_VALUE_RM_MON_SRC_HEAD_PKT_SIZE (1U)
176 #define TISCI_MSG_VALUE_RM_MON_SRC_ACCUM_Q_SIZE (2U)
181 #define TISCI_MSG_VALUE_RM_MON_MODE_DISABLED (0U)
185 #define TISCI_MSG_VALUE_RM_MON_MODE_PUSH_POP (1U)
189 #define TISCI_MSG_VALUE_RM_MON_MODE_THRESHOLD (2U)
193 #define TISCI_MSG_VALUE_RM_MON_MODE_WATERMARK (3U)
197 #define TISCI_MSG_VALUE_RM_MON_MODE_STARVATION (4U)
uint16_t index
Definition: tisci_rm_ra.h:407
uint32_t addr_lo
Definition: tisci_rm_ra.h:310
Response to configuring a ring monitor.
Definition: tisci_rm_ra.h:421
uint32_t count
Definition: tisci_rm_ra.h:312
struct tisci_header hdr
Definition: tisci_rm_ra.h:404
struct tisci_msg_rm_ring_cfg_req __attribute__((__packed__))
Configures a Navigator Subsystem ring monitor. Configures the real-time registers of a Navigator Subs...
Definition: tisci_rm_ra.h:403
uint16_t queue
Definition: tisci_rm_ra.h:410
uint32_t valid_params
Definition: tisci_rm_ra.h:307
struct tisci_header hdr
Definition: tisci_rm_ra.h:422
uint8_t mode
Definition: tisci_rm_ra.h:313
uint16_t index
Definition: tisci_rm_ra.h:309
uint32_t data1_val
Definition: tisci_rm_ra.h:412
uint32_t data0_val
Definition: tisci_rm_ra.h:411
uint8_t asel
Definition: tisci_rm_ra.h:317
uint32_t addr_hi
Definition: tisci_rm_ra.h:311
struct tisci_header hdr
Definition: tisci_rm_ra.h:327
uint8_t size
Definition: tisci_rm_ra.h:314
uint8_t source
Definition: tisci_rm_ra.h:408
uint8_t mode
Definition: tisci_rm_ra.h:409
uint32_t valid_params
Definition: tisci_rm_ra.h:405
uint8_t order_id
Definition: tisci_rm_ra.h:315
uint16_t nav_id
Definition: tisci_rm_ra.h:406
uint16_t virtid
Definition: tisci_rm_ra.h:316
struct tisci_header hdr
Definition: tisci_rm_ra.h:306
Response to configuring a ring.
Definition: tisci_rm_ra.h:326
uint16_t nav_id
Definition: tisci_rm_ra.h:308
Configures a Navigator Subsystem ring.
Definition: tisci_rm_ra.h:305