|
AM64x MCU+ SDK
10.00.00
|
|
Go to the documentation of this file.
34 #ifndef SDLR_ECC_AGGR_H_
35 #define SDLR_ECC_AGGR_H_
54 volatile uint32_t
REV;
55 volatile uint8_t Resv_8[4];
58 volatile uint32_t RESERVED_SVBUS[8];
59 volatile uint8_t Resv_60[12];
62 volatile uint8_t Resv_128[60];
64 volatile uint8_t Resv_192[60];
66 volatile uint8_t Resv_316[120];
69 volatile uint8_t Resv_384[60];
71 volatile uint8_t Resv_448[60];
73 volatile uint8_t Resv_512[60];
85 #define SDL_ECC_AGGR_REV (0x00000000U)
86 #define SDL_ECC_AGGR_VECTOR (0x00000008U)
87 #define SDL_ECC_AGGR_STAT (0x0000000CU)
88 #define SDL_ECC_AGGR_RESERVED_SVBUS(RESERVED_SVBUS) (0x00000010U+((RESERVED_SVBUS)*0x4U))
89 #define SDL_ECC_AGGR_SEC_EOI_REG (0x0000003CU)
90 #define SDL_ECC_AGGR_SEC_STATUS_REG0 (0x00000040U)
91 #define SDL_ECC_AGGR_SEC_ENABLE_SET_REG0 (0x00000080U)
92 #define SDL_ECC_AGGR_SEC_ENABLE_CLR_REG0 (0x000000C0U)
93 #define SDL_ECC_AGGR_DED_EOI_REG (0x0000013CU)
94 #define SDL_ECC_AGGR_DED_STATUS_REG0 (0x00000140U)
95 #define SDL_ECC_AGGR_DED_ENABLE_SET_REG0 (0x00000180U)
96 #define SDL_ECC_AGGR_DED_ENABLE_CLR_REG0 (0x000001C0U)
97 #define SDL_ECC_AGGR_AGGR_ENABLE_SET (0x00000200U)
98 #define SDL_ECC_AGGR_AGGR_ENABLE_CLR (0x00000204U)
99 #define SDL_ECC_AGGR_AGGR_STATUS_SET (0x00000208U)
100 #define SDL_ECC_AGGR_AGGR_STATUS_CLR (0x0000020CU)
109 #define SDL_ECC_AGGR_REV_SCHEME_MASK (0xC0000000U)
110 #define SDL_ECC_AGGR_REV_SCHEME_SHIFT (0x0000001EU)
111 #define SDL_ECC_AGGR_REV_SCHEME_MAX (0x00000003U)
113 #define SDL_ECC_AGGR_REV_BU_MASK (0x30000000U)
114 #define SDL_ECC_AGGR_REV_BU_SHIFT (0x0000001CU)
115 #define SDL_ECC_AGGR_REV_BU_MAX (0x00000003U)
117 #define SDL_ECC_AGGR_REV_MODULE_ID_MASK (0x0FFF0000U)
118 #define SDL_ECC_AGGR_REV_MODULE_ID_SHIFT (0x00000010U)
119 #define SDL_ECC_AGGR_REV_MODULE_ID_MAX (0x00000FFFU)
121 #define SDL_ECC_AGGR_REV_REVRTL_MASK (0x0000F800U)
122 #define SDL_ECC_AGGR_REV_REVRTL_SHIFT (0x0000000BU)
123 #define SDL_ECC_AGGR_REV_REVRTL_MAX (0x0000001FU)
125 #define SDL_ECC_AGGR_REV_REVMAJ_MASK (0x00000700U)
126 #define SDL_ECC_AGGR_REV_REVMAJ_SHIFT (0x00000008U)
127 #define SDL_ECC_AGGR_REV_REVMAJ_MAX (0x00000007U)
129 #define SDL_ECC_AGGR_REV_CUSTOM_MASK (0x000000C0U)
130 #define SDL_ECC_AGGR_REV_CUSTOM_SHIFT (0x00000006U)
131 #define SDL_ECC_AGGR_REV_CUSTOM_MAX (0x00000003U)
133 #define SDL_ECC_AGGR_REV_REVMIN_MASK (0x0000003FU)
134 #define SDL_ECC_AGGR_REV_REVMIN_SHIFT (0x00000000U)
135 #define SDL_ECC_AGGR_REV_REVMIN_MAX (0x0000003FU)
139 #define SDL_ECC_AGGR_VECTOR_ECC_VECTOR_MASK (0x000007FFU)
140 #define SDL_ECC_AGGR_VECTOR_ECC_VECTOR_SHIFT (0x00000000U)
141 #define SDL_ECC_AGGR_VECTOR_ECC_VECTOR_MAX (0x000007FFU)
143 #define SDL_ECC_AGGR_VECTOR_RD_SVBUS_MASK (0x00008000U)
144 #define SDL_ECC_AGGR_VECTOR_RD_SVBUS_SHIFT (0x0000000FU)
145 #define SDL_ECC_AGGR_VECTOR_RD_SVBUS_MAX (0x00000001U)
147 #define SDL_ECC_AGGR_VECTOR_RD_SVBUS_ADDRESS_MASK (0x00FF0000U)
148 #define SDL_ECC_AGGR_VECTOR_RD_SVBUS_ADDRESS_SHIFT (0x00000010U)
149 #define SDL_ECC_AGGR_VECTOR_RD_SVBUS_ADDRESS_MAX (0x000000FFU)
151 #define SDL_ECC_AGGR_VECTOR_RD_SVBUS_DONE_MASK (0x01000000U)
152 #define SDL_ECC_AGGR_VECTOR_RD_SVBUS_DONE_SHIFT (0x00000018U)
153 #define SDL_ECC_AGGR_VECTOR_RD_SVBUS_DONE_MAX (0x00000001U)
157 #define SDL_ECC_AGGR_STAT_NUM_RAMS_MASK (0x000007FFU)
158 #define SDL_ECC_AGGR_STAT_NUM_RAMS_SHIFT (0x00000000U)
159 #define SDL_ECC_AGGR_STAT_NUM_RAMS_MAX (0x000007FFU)
163 #define SDL_ECC_AGGR_RESERVED_SVBUS_DATA_MASK (0xFFFFFFFFU)
164 #define SDL_ECC_AGGR_RESERVED_SVBUS_DATA_SHIFT (0x00000000U)
165 #define SDL_ECC_AGGR_RESERVED_SVBUS_DATA_MAX (0xFFFFFFFFU)
169 #define SDL_ECC_AGGR_SEC_EOI_REG_EOI_WR_MASK (0x00000001U)
170 #define SDL_ECC_AGGR_SEC_EOI_REG_EOI_WR_SHIFT (0x00000000U)
171 #define SDL_ECC_AGGR_SEC_EOI_REG_EOI_WR_MAX (0x00000001U)
175 #define SDL_ECC_AGGR_SEC_STATUS_REG0_RAMECC0_PEND_MASK (0x00000001U)
176 #define SDL_ECC_AGGR_SEC_STATUS_REG0_RAMECC0_PEND_SHIFT (0x00000000U)
177 #define SDL_ECC_AGGR_SEC_STATUS_REG0_RAMECC0_PEND_MAX (0x00000001U)
179 #define SDL_ECC_AGGR_SEC_STATUS_REG0_RAMECC1_PEND_MASK (0x00000002U)
180 #define SDL_ECC_AGGR_SEC_STATUS_REG0_RAMECC1_PEND_SHIFT (0x00000001U)
181 #define SDL_ECC_AGGR_SEC_STATUS_REG0_RAMECC1_PEND_MAX (0x00000001U)
183 #define SDL_ECC_AGGR_SEC_STATUS_REG0_RAMECC2_PEND_MASK (0x00000004U)
184 #define SDL_ECC_AGGR_SEC_STATUS_REG0_RAMECC2_PEND_SHIFT (0x00000002U)
185 #define SDL_ECC_AGGR_SEC_STATUS_REG0_RAMECC2_PEND_MAX (0x00000001U)
189 #define SDL_ECC_AGGR_SEC_ENABLE_SET_REG0_RAMECC0_ENABLE_SET_MASK (0x00000001U)
190 #define SDL_ECC_AGGR_SEC_ENABLE_SET_REG0_RAMECC0_ENABLE_SET_SHIFT (0x00000000U)
191 #define SDL_ECC_AGGR_SEC_ENABLE_SET_REG0_RAMECC0_ENABLE_SET_MAX (0x00000001U)
193 #define SDL_ECC_AGGR_SEC_ENABLE_SET_REG0_RAMECC1_ENABLE_SET_MASK (0x00000002U)
194 #define SDL_ECC_AGGR_SEC_ENABLE_SET_REG0_RAMECC1_ENABLE_SET_SHIFT (0x00000001U)
195 #define SDL_ECC_AGGR_SEC_ENABLE_SET_REG0_RAMECC1_ENABLE_SET_MAX (0x00000001U)
197 #define SDL_ECC_AGGR_SEC_ENABLE_SET_REG0_RAMECC2_ENABLE_SET_MASK (0x00000004U)
198 #define SDL_ECC_AGGR_SEC_ENABLE_SET_REG0_RAMECC2_ENABLE_SET_SHIFT (0x00000002U)
199 #define SDL_ECC_AGGR_SEC_ENABLE_SET_REG0_RAMECC2_ENABLE_SET_MAX (0x00000001U)
203 #define SDL_ECC_AGGR_SEC_ENABLE_CLR_REG0_RAMECC0_ENABLE_CLR_MASK (0x00000001U)
204 #define SDL_ECC_AGGR_SEC_ENABLE_CLR_REG0_RAMECC0_ENABLE_CLR_SHIFT (0x00000000U)
205 #define SDL_ECC_AGGR_SEC_ENABLE_CLR_REG0_RAMECC0_ENABLE_CLR_MAX (0x00000001U)
207 #define SDL_ECC_AGGR_SEC_ENABLE_CLR_REG0_RAMECC1_ENABLE_CLR_MASK (0x00000002U)
208 #define SDL_ECC_AGGR_SEC_ENABLE_CLR_REG0_RAMECC1_ENABLE_CLR_SHIFT (0x00000001U)
209 #define SDL_ECC_AGGR_SEC_ENABLE_CLR_REG0_RAMECC1_ENABLE_CLR_MAX (0x00000001U)
211 #define SDL_ECC_AGGR_SEC_ENABLE_CLR_REG0_RAMECC2_ENABLE_CLR_MASK (0x00000004U)
212 #define SDL_ECC_AGGR_SEC_ENABLE_CLR_REG0_RAMECC2_ENABLE_CLR_SHIFT (0x00000002U)
213 #define SDL_ECC_AGGR_SEC_ENABLE_CLR_REG0_RAMECC2_ENABLE_CLR_MAX (0x00000001U)
217 #define SDL_ECC_AGGR_DED_EOI_REG_EOI_WR_MASK (0x00000001U)
218 #define SDL_ECC_AGGR_DED_EOI_REG_EOI_WR_SHIFT (0x00000000U)
219 #define SDL_ECC_AGGR_DED_EOI_REG_EOI_WR_MAX (0x00000001U)
223 #define SDL_ECC_AGGR_DED_STATUS_REG0_RAMECC0_PEND_MASK (0x00000001U)
224 #define SDL_ECC_AGGR_DED_STATUS_REG0_RAMECC0_PEND_SHIFT (0x00000000U)
225 #define SDL_ECC_AGGR_DED_STATUS_REG0_RAMECC0_PEND_MAX (0x00000001U)
227 #define SDL_ECC_AGGR_DED_STATUS_REG0_RAMECC1_PEND_MASK (0x00000002U)
228 #define SDL_ECC_AGGR_DED_STATUS_REG0_RAMECC1_PEND_SHIFT (0x00000001U)
229 #define SDL_ECC_AGGR_DED_STATUS_REG0_RAMECC1_PEND_MAX (0x00000001U)
231 #define SDL_ECC_AGGR_DED_STATUS_REG0_RAMECC2_PEND_MASK (0x00000004U)
232 #define SDL_ECC_AGGR_DED_STATUS_REG0_RAMECC2_PEND_SHIFT (0x00000002U)
233 #define SDL_ECC_AGGR_DED_STATUS_REG0_RAMECC2_PEND_MAX (0x00000001U)
237 #define SDL_ECC_AGGR_DED_ENABLE_SET_REG0_RAMECC0_ENABLE_SET_MASK (0x00000001U)
238 #define SDL_ECC_AGGR_DED_ENABLE_SET_REG0_RAMECC0_ENABLE_SET_SHIFT (0x00000000U)
239 #define SDL_ECC_AGGR_DED_ENABLE_SET_REG0_RAMECC0_ENABLE_SET_MAX (0x00000001U)
241 #define SDL_ECC_AGGR_DED_ENABLE_SET_REG0_RAMECC1_ENABLE_SET_MASK (0x00000002U)
242 #define SDL_ECC_AGGR_DED_ENABLE_SET_REG0_RAMECC1_ENABLE_SET_SHIFT (0x00000001U)
243 #define SDL_ECC_AGGR_DED_ENABLE_SET_REG0_RAMECC1_ENABLE_SET_MAX (0x00000001U)
245 #define SDL_ECC_AGGR_DED_ENABLE_SET_REG0_RAMECC2_ENABLE_SET_MASK (0x00000004U)
246 #define SDL_ECC_AGGR_DED_ENABLE_SET_REG0_RAMECC2_ENABLE_SET_SHIFT (0x00000002U)
247 #define SDL_ECC_AGGR_DED_ENABLE_SET_REG0_RAMECC2_ENABLE_SET_MAX (0x00000001U)
251 #define SDL_ECC_AGGR_DED_ENABLE_CLR_REG0_RAMECC0_ENABLE_CLR_MASK (0x00000001U)
252 #define SDL_ECC_AGGR_DED_ENABLE_CLR_REG0_RAMECC0_ENABLE_CLR_SHIFT (0x00000000U)
253 #define SDL_ECC_AGGR_DED_ENABLE_CLR_REG0_RAMECC0_ENABLE_CLR_MAX (0x00000001U)
255 #define SDL_ECC_AGGR_DED_ENABLE_CLR_REG0_RAMECC1_ENABLE_CLR_MASK (0x00000002U)
256 #define SDL_ECC_AGGR_DED_ENABLE_CLR_REG0_RAMECC1_ENABLE_CLR_SHIFT (0x00000001U)
257 #define SDL_ECC_AGGR_DED_ENABLE_CLR_REG0_RAMECC1_ENABLE_CLR_MAX (0x00000001U)
259 #define SDL_ECC_AGGR_DED_ENABLE_CLR_REG0_RAMECC2_ENABLE_CLR_MASK (0x00000004U)
260 #define SDL_ECC_AGGR_DED_ENABLE_CLR_REG0_RAMECC2_ENABLE_CLR_SHIFT (0x00000002U)
261 #define SDL_ECC_AGGR_DED_ENABLE_CLR_REG0_RAMECC2_ENABLE_CLR_MAX (0x00000001U)
265 #define SDL_ECC_AGGR_AGGR_ENABLE_SET_PARITY_MASK (0x00000001U)
266 #define SDL_ECC_AGGR_AGGR_ENABLE_SET_PARITY_SHIFT (0x00000000U)
267 #define SDL_ECC_AGGR_AGGR_ENABLE_SET_PARITY_MAX (0x00000001U)
269 #define SDL_ECC_AGGR_AGGR_ENABLE_SET_TIMEOUT_MASK (0x00000002U)
270 #define SDL_ECC_AGGR_AGGR_ENABLE_SET_TIMEOUT_SHIFT (0x00000001U)
271 #define SDL_ECC_AGGR_AGGR_ENABLE_SET_TIMEOUT_MAX (0x00000001U)
275 #define SDL_ECC_AGGR_AGGR_ENABLE_CLR_PARITY_MASK (0x00000001U)
276 #define SDL_ECC_AGGR_AGGR_ENABLE_CLR_PARITY_SHIFT (0x00000000U)
277 #define SDL_ECC_AGGR_AGGR_ENABLE_CLR_PARITY_MAX (0x00000001U)
279 #define SDL_ECC_AGGR_AGGR_ENABLE_CLR_TIMEOUT_MASK (0x00000002U)
280 #define SDL_ECC_AGGR_AGGR_ENABLE_CLR_TIMEOUT_SHIFT (0x00000001U)
281 #define SDL_ECC_AGGR_AGGR_ENABLE_CLR_TIMEOUT_MAX (0x00000001U)
285 #define SDL_ECC_AGGR_AGGR_STATUS_SET_PARITY_MASK (0x00000003U)
286 #define SDL_ECC_AGGR_AGGR_STATUS_SET_PARITY_SHIFT (0x00000000U)
287 #define SDL_ECC_AGGR_AGGR_STATUS_SET_PARITY_MAX (0x00000003U)
289 #define SDL_ECC_AGGR_AGGR_STATUS_SET_TIMEOUT_MASK (0x0000000CU)
290 #define SDL_ECC_AGGR_AGGR_STATUS_SET_TIMEOUT_SHIFT (0x00000002U)
291 #define SDL_ECC_AGGR_AGGR_STATUS_SET_TIMEOUT_MAX (0x00000003U)
295 #define SDL_ECC_AGGR_AGGR_STATUS_CLR_PARITY_MASK (0x00000003U)
296 #define SDL_ECC_AGGR_AGGR_STATUS_CLR_PARITY_SHIFT (0x00000000U)
297 #define SDL_ECC_AGGR_AGGR_STATUS_CLR_PARITY_MAX (0x00000003U)
299 #define SDL_ECC_AGGR_AGGR_STATUS_CLR_TIMEOUT_MASK (0x0000000CU)
300 #define SDL_ECC_AGGR_AGGR_STATUS_CLR_TIMEOUT_SHIFT (0x00000002U)
301 #define SDL_ECC_AGGR_AGGR_STATUS_CLR_TIMEOUT_MAX (0x00000003U)
volatile uint32_t SEC_EOI_REG
Definition: V1/sdlr_ecc.h:60
volatile uint32_t SEC_STATUS_REG0
Definition: V1/sdlr_ecc.h:61
volatile uint32_t DED_ENABLE_CLR_REG0
Definition: V1/sdlr_ecc.h:72
Definition: V1/sdlr_ecc.h:53
volatile uint32_t DED_STATUS_REG0
Definition: V1/sdlr_ecc.h:68
volatile uint32_t SEC_ENABLE_CLR_REG0
Definition: V1/sdlr_ecc.h:65
volatile uint32_t AGGR_STATUS_SET
Definition: V1/sdlr_ecc.h:76
volatile uint32_t SEC_ENABLE_SET_REG0
Definition: V1/sdlr_ecc.h:63
volatile uint32_t AGGR_ENABLE_SET
Definition: V1/sdlr_ecc.h:74
volatile uint32_t AGGR_STATUS_CLR
Definition: V1/sdlr_ecc.h:77
volatile uint32_t REV
Definition: V1/sdlr_ecc.h:54
volatile uint32_t DED_ENABLE_SET_REG0
Definition: V1/sdlr_ecc.h:70
volatile uint32_t DED_EOI_REG
Definition: V1/sdlr_ecc.h:67
volatile uint32_t AGGR_ENABLE_CLR
Definition: V1/sdlr_ecc.h:75
This file contains the macro definations for Register layer.
volatile uint32_t STAT
Definition: V1/sdlr_ecc.h:57
volatile uint32_t VECTOR
Definition: V1/sdlr_ecc.h:56