AM62x MCU+ SDK  09.02.00
cslr_soc_defines.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2020 Texas Instruments Incorporated
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions
6  * are met:
7  *
8  * Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10  *
11  * Redistributions in binary form must reproduce the above copyright
12  * notice, this list of conditions and the following disclaimer in the
13  * documentation and/or other materials provided with the
14  * distribution.
15  *
16  * Neither the name of Texas Instruments Incorporated nor the names of
17  * its contributors may be used to endorse or promote products derived
18  * from this software without specific prior written permission.
19  *
20  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31  *
32  */
33 
34 #ifndef CSLR_SOC_DEFINES_H_
35 #define CSLR_SOC_DEFINES_H_
36 
37 /* ========================================================================== */
38 /* Include Files */
39 /* ========================================================================== */
40 
41 /* None */
42 
43 #ifdef __cplusplus
44 extern "C" {
45 #endif
46 
47 /* ========================================================================== */
48 /* Macros & Typedefs */
49 /* ========================================================================== */
50 /* Cache line size definitions */
51 #if defined(__aarch64__) /* A53 */
52 #define CSL_CACHE_L1P_LINESIZE (64U)
53 #define CSL_CACHE_L1D_LINESIZE (64U)
54 #define CSL_CACHE_L2_LINESIZE (64U)
55 #elif (__ARM_ARCH == 7) && (__ARM_ARCH_PROFILE == 'R') /* R5F */
56 #define CSL_CACHE_L1P_LINESIZE (32U)
57 #define CSL_CACHE_L1D_LINESIZE (32U)
58 #elif (__ARM_ARCH == 7) && (__ARM_ARCH_PROFILE == 'M') /* M4F */
59 /* No cache support */
60 #endif
61 
62 
63 #define MCAN_MSG_RAM_MAX_WORD_COUNT (4352U)
64 
71 #define CSL_CORE_ID_M4FSS0_0 (0U)
72 #define CSL_CORE_ID_R5FSS0_0 (1U)
73 #define CSL_CORE_ID_A53SS0_0 (2U)
74 #define CSL_CORE_ID_A53SS0_1 (3U)
75 #define CSL_CORE_ID_A53SS1_0 (4U)
76 #define CSL_CORE_ID_A53SS1_1 (5U)
77 #define CSL_CORE_ID_HSM_M4FSS0_0 (6U)
78 #define CSL_CORE_ID_MAX (7U)
79 #define CSL_CORE_ID_INVALID (0xFFU)
80 
89 #define CSL_ARM_R5_CLUSTER_GROUP_ID_0 ((uint32_t) 0x00U)
90 
99 #define CSL_ARM_R5_CPU_ID_0 ((uint32_t) 0x00U)
100 
103 #define CSL_EPWM_PER_CNT (9U)
104 
105 /* ========================================================================== */
106 /* Structures and Enums */
107 /* ========================================================================== */
108 
109 /* None */
110 
111 /* ========================================================================== */
112 /* Global Variables */
113 /* ========================================================================== */
114 
115 /* None */
116 
117 /* ========================================================================== */
118 /* Function Declarations */
119 /* ========================================================================== */
120 
121 /* None */
122 
123 #ifdef __cplusplus
124 }
125 #endif
126 
127 #endif /* CSLR_SOC_DEFINES_H_ */