AM62x MCU+ SDK  09.02.01
safety_checkers_soc.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2024 Texas Instruments Incorporated
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions
6  * are met:
7  *
8  * Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10  *
11  * Redistributions in binary form must reproduce the above copyright
12  * notice, this list of conditions and the following disclaimer in the
13  * documentation and/or other materials provided with the
14  * distribution.
15  *
16  * Neither the name of Texas Instruments Incorporated nor the names of
17  * its contributors may be used to endorse or promote products derived
18  * from this software without specific prior written permission.
19  *
20  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31  *
32  */
33 
46 #ifndef SAFETY_CHECKERS_SOC_H_
47 #define SAFETY_CHECKERS_SOC_H_
48 
49 /* ========================================================================== */
50 /* Include Files */
51 /* ========================================================================== */
52 
53 #include "safety_checkers_pm_soc.h"
54 #include "safety_checkers_rm_soc.h"
55 
56 #ifdef __cplusplus
57 extern "C" {
58 #endif
59 
67 /* ========================================================================== */
68 /* Macros & Typedefs */
69 /* ========================================================================== */
70 
72 #define SAFETY_CHECKERS_PM_PSC_BASE_ADDRESS (0x400000UL)
73 #define SAFETY_CHECKERS_PM_PLL_CFG_BASE_ADDRESS (0x680000UL)
74 #define SAFETY_CHECKERS_PM_MCU_PLL_CFG_BASE_ADDRESS (0x4040000UL)
75 
77 #define SAFETY_CHECKERS_PM_WKUP_PD_STAT_NUM (0x02U)
78 #define SAFETY_CHECKERS_PM_WKUP_MD_STAT_NUM (0x0AU)
79 #define SAFETY_CHECKERS_PM_PD_STAT_NUM (0x0AU)
80 #define SAFETY_CHECKERS_PM_MD_STAT_NUM (0x34U)
81 
83 #define SAFETY_CHECKERS_PM_PLL0_LENGTH (0xA8U)
84 #define SAFETY_CHECKERS_PM_PLL1_LENGTH (0x9CU)
85 #define SAFETY_CHECKERS_PM_PLL2_LENGTH (0xA8U)
86 #define SAFETY_CHECKERS_PM_PLL8_LENGTH (0x84U)
87 #define SAFETY_CHECKERS_PM_PLL12_LENGTH (0x84U)
88 #define SAFETY_CHECKERS_PM_PLL15_LENGTH (0x88U)
89 #define SAFETY_CHECKERS_PM_PLL16_LENGTH (0x84U)
90 #define SAFETY_CHECKERS_PM_PLL17_LENGTH (0x84U)
91 #define SAFETY_CHECKERS_PM_MCU_PLL0_LENGTH (0x94U)
92 
94 #define TIFS_CHECKER_FWL_MAX_NUM (0x10U)
95 
99 #define SAFETY_CHECKERS_PM_PSC_REGDUMP_SIZE (SAFETY_CHECKERS_PM_WKUP_PD_STAT_NUM + \
100  SAFETY_CHECKERS_PM_WKUP_MD_STAT_NUM + \
101  SAFETY_CHECKERS_PM_PD_STAT_NUM + \
102  SAFETY_CHECKERS_PM_MD_STAT_NUM)
103 
112 #define SAFETY_CHECKERS_PM_PLL_REGDUMP_SIZE (137U)
113 
120 #define SAFETY_CHECKERS_RM_REGDUMP_SIZE (3360U)
121 
123 #define SAFETY_CHECKERS_RM_BA0_IR (CSL_TIMESYNC_EVENT_ROUTER0_INTR_ROUTER_CFG_BASE)
124 #define SAFETY_CHECKERS_RM_BA1_IR (CSL_WKUP_MCU_GPIOMUX_INTROUTER0_INTR_ROUTER_CFG_BASE)
125 #define SAFETY_CHECKERS_RM_BA2_IR (CSL_MAIN_GPIOMUX_INTROUTER0_INTR_ROUTER_CFG_BASE)
126 #define SAFETY_CHECKERS_RM_BA3_IR (CSL_CMP_EVENT_INTROUTER0_INTR_ROUTER_CFG_BASE)
127 
129 #define SAFETY_CHECKERS_RM_IR_REG0_NUM (64U)
130 #define SAFETY_CHECKERS_RM_IR_REG1_NUM (48U)
131 #define SAFETY_CHECKERS_RM_IR_REG2_NUM (48U)
132 #define SAFETY_CHECKERS_RM_IR_REG3_NUM (32U)
133 
135 #define SAFETY_CHECKERS_RM_IR_SUBMOD0_NUM (1U)
136 
138 #define SAFETY_CHECKERS_RM_BA0_IA_IMAP (CSL_DMASS0_INTAGGR_IMAP_BASE)
139 
141 #define SAFETY_CHECKERS_RM_REG0_IA_IMAP (1536U)
142 
144 #define SAFETY_CHECKERS_RM_SUBMOD0_IA_IMAP (1U)
145 
147 #define SAFETY_CHECKERS_RM_BA0_RA (CSL_DMASS0_BCDMA_RING_BASE)
148 #define SAFETY_CHECKERS_RM_BA1_RA (CSL_DMASS0_PKTDMA_RING_BASE)
149 #define SAFETY_CHECKERS_RM_BA2_RA (CSL_DMASS0_RINGACC_CFG_BASE)
150 
152 #define SAFETY_CHECKERS_RM_RA_REG0_NUM (82U)
153 #define SAFETY_CHECKERS_RM_RA_REG1_NUM (20U)
154 #define SAFETY_CHECKERS_RM_RA_REG2_NUM (150U)
155 
157 #define SAFETY_CHECKERS_RM_SUBMOD0_RA (3U)
158 #define SAFETY_CHECKERS_RM_RA_SUBMOD1 (5U)
159 
161 #define SAFETY_CHECKERS_RM_BA0_UDMA_TX (CSL_DMASS0_BCDMA_TCHAN_BASE)
162 #define SAFETY_CHECKERS_RM_BA1_UDMA_TX (CSL_DMASS0_PKTDMA_TCHAN_BASE)
163 
165 #define SAFETY_CHECKERS_RM_REG0_UDMA_TX (22U)
166 #define SAFETY_CHECKERS_RM_REG1_UDMA_TX (29U)
167 
169 #define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_TX (5U)
170 
172 #define SAFETY_CHECKERS_RM_BA0_UDMA_RX (CSL_DMASS0_BCDMA_RCHAN_BASE)
173 #define SAFETY_CHECKERS_RM_BA1_UDMA_RX (CSL_DMASS0_PKTDMA_RCHAN_BASE)
174 
176 #define SAFETY_CHECKERS_RM_REG0_UDMA_RX (32U)
177 #define SAFETY_CHECKERS_RM_REG1_UDMA_RX (28U)
178 
180 #define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_RX (4U)
181 
183 #define SAFETY_CHECKERS_RM_BA0_UDMA_FLW (CSL_DMASS0_PKTDMA_RFLOW_BASE)
184 
186 #define SAFETY_CHECKERS_RM_REG0_UDMA_FLW (51U)
187 
189 #define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_FLW (1U)
190 
192 #define SAFETY_CHECKERS_RM_BA0_UDMA_GCFG (CSL_DMASS0_BCDMA_GCFG_BASE)
193 #define SAFETY_CHECKERS_RM_BA1_UDMA_GCFG (CSL_DMASS0_PKTDMA_GCFG_BASE)
194 
196 #define SAFETY_CHECKERS_RM_REG0_UDMA_GCFG (1U)
197 #define SAFETY_CHECKERS_RM_REG1_UDMA_GCFG (1U)
198 
200 #define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_GCFG (13U)
201 #define SAFETY_CHECKERS_RM_SUBMOD1_UDMA_GCFG (14U)
202 
205 /* ========================================================================== */
206 /* Global Variables */
207 /* ========================================================================== */
208 
209 /* None */
210 
218 /* ========================================================================== */
219 /* Structure Declarations */
220 /* ========================================================================== */
221 
228 {
237 
239 };
240 
247 {
250 };
251 
258 {
259  {SAFETY_CHECKERS_RM_BA0_IR, SAFETY_CHECKERS_RM_IR_SUBMOD0_NUM, SAFETY_CHECKERS_RM_IR_REG0_NUM,SAFETY_CHECKERS_RM_REG_HEX0, {0X0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
260  {SAFETY_CHECKERS_RM_BA1_IR, SAFETY_CHECKERS_RM_IR_SUBMOD0_NUM, SAFETY_CHECKERS_RM_IR_REG1_NUM,SAFETY_CHECKERS_RM_REG_HEX0, {0X0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
261  {SAFETY_CHECKERS_RM_BA2_IR, SAFETY_CHECKERS_RM_IR_SUBMOD0_NUM, SAFETY_CHECKERS_RM_IR_REG2_NUM,SAFETY_CHECKERS_RM_REG_HEX0, {0X0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
262  {SAFETY_CHECKERS_RM_BA3_IR, SAFETY_CHECKERS_RM_IR_SUBMOD0_NUM, SAFETY_CHECKERS_RM_IR_REG3_NUM,SAFETY_CHECKERS_RM_REG_HEX0, {0X0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
263 
264  {SAFETY_CHECKERS_RM_BA0_IA_IMAP, SAFETY_CHECKERS_RM_SUBMOD0_IA_IMAP, SAFETY_CHECKERS_RM_REG0_IA_IMAP, SAFETY_CHECKERS_RM_REG_HEX0, {0X0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
265 
266  {SAFETY_CHECKERS_RM_BA0_RA, SAFETY_CHECKERS_RM_SUBMOD0_RA, SAFETY_CHECKERS_RM_RA_REG0_NUM, SAFETY_CHECKERS_RM_REG_HEX100, {0x40U, 0x44U, 0x48U,0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
267  {SAFETY_CHECKERS_RM_BA1_RA, SAFETY_CHECKERS_RM_SUBMOD0_RA, SAFETY_CHECKERS_RM_RA_REG1_NUM, SAFETY_CHECKERS_RM_REG_HEX100, {0x40U, 0x44U, 0x48U,0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
268  {SAFETY_CHECKERS_RM_BA2_RA, SAFETY_CHECKERS_RM_RA_SUBMOD1, SAFETY_CHECKERS_RM_RA_REG2_NUM, SAFETY_CHECKERS_RM_REG_HEX100, {0x40U, 0x44U, 0x48U, 0x4CU, 0x50U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
269 
270  {SAFETY_CHECKERS_RM_BA0_UDMA_TX, SAFETY_CHECKERS_RM_SUBMOD0_UDMA_TX, SAFETY_CHECKERS_RM_REG0_UDMA_TX, SAFETY_CHECKERS_RM_REG_HEX100, {0x0U, 0x64U, 0x68U, 0x70U, 0x80U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
271  {SAFETY_CHECKERS_RM_BA1_UDMA_TX, SAFETY_CHECKERS_RM_SUBMOD0_UDMA_TX, SAFETY_CHECKERS_RM_REG1_UDMA_TX, SAFETY_CHECKERS_RM_REG_HEX100, {0x0U, 0x64U, 0x68U, 0x70U, 0x80U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
272 
273  {SAFETY_CHECKERS_RM_BA0_UDMA_RX, SAFETY_CHECKERS_RM_SUBMOD0_UDMA_RX, SAFETY_CHECKERS_RM_REG0_UDMA_RX, SAFETY_CHECKERS_RM_REG_HEX100, {0x0U, 0x64U, 0x68U, 0x80U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
274  {SAFETY_CHECKERS_RM_BA1_UDMA_RX, SAFETY_CHECKERS_RM_SUBMOD0_UDMA_RX, SAFETY_CHECKERS_RM_REG1_UDMA_RX, SAFETY_CHECKERS_RM_REG_HEX100, {0x0U, 0x14U, 0x20U, 0x60U, 0x64U, 0x68U, 0x80U, 0xF0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
275 
276  {SAFETY_CHECKERS_RM_BA0_UDMA_FLW, SAFETY_CHECKERS_RM_SUBMOD0_UDMA_FLW, SAFETY_CHECKERS_RM_REG0_UDMA_FLW, SAFETY_CHECKERS_RM_REG_HEX40, {0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
277 
278  {SAFETY_CHECKERS_RM_BA0_UDMA_GCFG, SAFETY_CHECKERS_RM_SUBMOD0_UDMA_GCFG, SAFETY_CHECKERS_RM_REG0_UDMA_GCFG, SAFETY_CHECKERS_RM_REG_HEX0, {0x0U, 0x04U, 0X08U, 0x10U, 0x20U, 0x24U, 0x28U, 0x2CU, 0x30U, 0x60U, 0x64U, 0x78U, 0x7CU, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
279  {SAFETY_CHECKERS_RM_BA1_UDMA_GCFG, SAFETY_CHECKERS_RM_SUBMOD1_UDMA_GCFG, SAFETY_CHECKERS_RM_REG1_UDMA_GCFG, SAFETY_CHECKERS_RM_REG_HEX0, {0x0U, 0x04U, 0X08U, 0x10U, 0x20U, 0x24U, 0x28U, 0x2CU, 0x30U, 0x60U, 0x64U, 0x78U, 0x7CU, 0x88U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U, 0x0U}},
280 };
281 
284 /* ========================================================================== */
285 /* Function Declarations */
286 /* ========================================================================== */
287 
288 /* None */
289 
290 /* ========================================================================== */
291 /* Static Function Definitions */
292 /* ========================================================================== */
293 
294 /* None */
295 
296 #ifdef __cplusplus
297 }
298 #endif
299 
300 #endif /* #ifndef SAFETY_CHECKERS_SOC_H_ */
SAFETY_CHECKERS_RM_BA0_UDMA_TX
#define SAFETY_CHECKERS_RM_BA0_UDMA_TX
RM UDMA TX module base addresses.
Definition: safety_checkers_soc.h:161
gSafetyCheckers_PmPllData
static SafetyCheckers_PmPllData gSafetyCheckers_PmPllData[]
Structure defines PLL register base address and the total length of registers.
Definition: safety_checkers_soc.h:227
SAFETY_CHECKERS_RM_IR_REG0_NUM
#define SAFETY_CHECKERS_RM_IR_REG0_NUM
Formula input of IR module to read relevant registers from register group.
Definition: safety_checkers_soc.h:129
SAFETY_CHECKERS_RM_IR_REG3_NUM
#define SAFETY_CHECKERS_RM_IR_REG3_NUM
Definition: safety_checkers_soc.h:132
SAFETY_CHECKERS_RM_SUBMOD0_UDMA_GCFG
#define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_GCFG
Number of registers in UDMA GCFG register group.
Definition: safety_checkers_soc.h:200
SAFETY_CHECKERS_PM_PD_STAT_NUM
#define SAFETY_CHECKERS_PM_PD_STAT_NUM
Definition: safety_checkers_soc.h:79
SAFETY_CHECKERS_RM_BA1_UDMA_TX
#define SAFETY_CHECKERS_RM_BA1_UDMA_TX
Definition: safety_checkers_soc.h:162
gSafetyCheckers_PmPllRegOffset3
static uint32_t gSafetyCheckers_PmPllRegOffset3[]
Definition: safety_checkers_pm_soc.h:119
SafetyCheckers_PmPscData
Structure to hold the base address and the number of Module Domain(MD) stat and Power Domain(PD) stat...
Definition: safety_checkers_pm.h:98
gSafetyCheckers_RmRegData
static SafetyCheckers_RmRegData gSafetyCheckers_RmRegData[]
Structure defines RM module register base address and the total length of registers.
Definition: safety_checkers_soc.h:257
SAFETY_CHECKERS_RM_SUBMOD0_UDMA_RX
#define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_RX
Number of registers in UDMA RX register group.
Definition: safety_checkers_soc.h:180
SAFETY_CHECKERS_RM_SUBMOD0_IA_IMAP
#define SAFETY_CHECKERS_RM_SUBMOD0_IA_IMAP
Number of registers in IAIMAP register group.
Definition: safety_checkers_soc.h:144
SAFETY_CHECKERS_RM_REG0_UDMA_RX
#define SAFETY_CHECKERS_RM_REG0_UDMA_RX
Formula input of UDMA RX to read relevant registers from register group.
Definition: safety_checkers_soc.h:176
SAFETY_CHECKERS_PM_PLL_BASE_ADDRESS
#define SAFETY_CHECKERS_PM_PLL_BASE_ADDRESS(i)
Each PLL base addresses.
Definition: safety_checkers_pm_soc.h:80
SAFETY_CHECKERS_RM_BA0_IA_IMAP
#define SAFETY_CHECKERS_RM_BA0_IA_IMAP
RM IAIMAP module base addresses.
Definition: safety_checkers_soc.h:138
SAFETY_CHECKERS_RM_REG0_UDMA_GCFG
#define SAFETY_CHECKERS_RM_REG0_UDMA_GCFG
Formula input of UDMA GCFG to read relevant registers from register group.
Definition: safety_checkers_soc.h:196
SAFETY_CHECKERS_PM_PLL2_LENGTH
#define SAFETY_CHECKERS_PM_PLL2_LENGTH
Definition: safety_checkers_soc.h:85
SAFETY_CHECKERS_RM_REG1_UDMA_GCFG
#define SAFETY_CHECKERS_RM_REG1_UDMA_GCFG
Definition: safety_checkers_soc.h:197
SAFETY_CHECKERS_RM_SUBMOD1_UDMA_GCFG
#define SAFETY_CHECKERS_RM_SUBMOD1_UDMA_GCFG
Definition: safety_checkers_soc.h:201
SAFETY_CHECKERS_RM_SUBMOD0_RA
#define SAFETY_CHECKERS_RM_SUBMOD0_RA
Number of registers in RA register group.
Definition: safety_checkers_soc.h:157
SAFETY_CHECKERS_RM_BA1_RA
#define SAFETY_CHECKERS_RM_BA1_RA
Definition: safety_checkers_soc.h:148
SAFETY_CHECKERS_RM_IR_REG2_NUM
#define SAFETY_CHECKERS_RM_IR_REG2_NUM
Definition: safety_checkers_soc.h:131
SAFETY_CHECKERS_PM_PLL1_LENGTH
#define SAFETY_CHECKERS_PM_PLL1_LENGTH
Definition: safety_checkers_soc.h:84
SAFETY_CHECKERS_RM_RA_REG1_NUM
#define SAFETY_CHECKERS_RM_RA_REG1_NUM
Definition: safety_checkers_soc.h:153
SAFETY_CHECKERS_RM_BA1_IR
#define SAFETY_CHECKERS_RM_BA1_IR
Definition: safety_checkers_soc.h:124
SafetyCheckers_PmPllData
Structure to hold the base address and the length of PLLs.
Definition: safety_checkers_pm.h:82
SAFETY_CHECKERS_PM_PLL17_LENGTH
#define SAFETY_CHECKERS_PM_PLL17_LENGTH
Definition: safety_checkers_soc.h:90
SAFETY_CHECKERS_RM_SUBMOD0_UDMA_TX
#define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_TX
Number of registers in UDMA TX register group.
Definition: safety_checkers_soc.h:169
SAFETY_CHECKERS_RM_IR_SUBMOD0_NUM
#define SAFETY_CHECKERS_RM_IR_SUBMOD0_NUM
Number of registers in IR register group.
Definition: safety_checkers_soc.h:135
SAFETY_CHECKERS_PM_WKUP_MD_STAT_NUM
#define SAFETY_CHECKERS_PM_WKUP_MD_STAT_NUM
Definition: safety_checkers_soc.h:78
SAFETY_CHECKERS_PM_PLL15_LENGTH
#define SAFETY_CHECKERS_PM_PLL15_LENGTH
Definition: safety_checkers_soc.h:88
SAFETY_CHECKERS_PM_PLL12_LENGTH
#define SAFETY_CHECKERS_PM_PLL12_LENGTH
Definition: safety_checkers_soc.h:87
SAFETY_CHECKERS_RM_BA2_RA
#define SAFETY_CHECKERS_RM_BA2_RA
Definition: safety_checkers_soc.h:149
SAFETY_CHECKERS_PM_WKUP_PSC_BASE_ADDRESS
#define SAFETY_CHECKERS_PM_WKUP_PSC_BASE_ADDRESS
WKUP PSC base address.
Definition: safety_checkers_pm_soc.h:72
SAFETY_CHECKERS_RM_REG0_UDMA_TX
#define SAFETY_CHECKERS_RM_REG0_UDMA_TX
Formula input of UDMA TX to read relevant registers from register group.
Definition: safety_checkers_soc.h:165
SAFETY_CHECKERS_RM_REG1_UDMA_TX
#define SAFETY_CHECKERS_RM_REG1_UDMA_TX
Definition: safety_checkers_soc.h:166
SAFETY_CHECKERS_RM_BA1_UDMA_GCFG
#define SAFETY_CHECKERS_RM_BA1_UDMA_GCFG
Definition: safety_checkers_soc.h:193
SAFETY_CHECKERS_RM_RA_REG2_NUM
#define SAFETY_CHECKERS_RM_RA_REG2_NUM
Definition: safety_checkers_soc.h:154
SAFETY_CHECKERS_PM_WKUP_PD_STAT_NUM
#define SAFETY_CHECKERS_PM_WKUP_PD_STAT_NUM
PD STAT and MD STAT registers details for PSC.
Definition: safety_checkers_soc.h:77
SAFETY_CHECKERS_PM_PSC_BASE_ADDRESS
#define SAFETY_CHECKERS_PM_PSC_BASE_ADDRESS
PLL and PSC base addresses.
Definition: safety_checkers_soc.h:72
SAFETY_CHECKERS_PM_MD_STAT_NUM
#define SAFETY_CHECKERS_PM_MD_STAT_NUM
Definition: safety_checkers_soc.h:80
SAFETY_CHECKERS_RM_BA0_UDMA_RX
#define SAFETY_CHECKERS_RM_BA0_UDMA_RX
RM UDMA RX module base addresses.
Definition: safety_checkers_soc.h:172
SAFETY_CHECKERS_RM_BA1_UDMA_RX
#define SAFETY_CHECKERS_RM_BA1_UDMA_RX
Definition: safety_checkers_soc.h:173
SafetyCheckers_RmRegData
Structure to hold the base address and the register details of RM control module registers.
Definition: safety_checkers_rm.h:99
SAFETY_CHECKERS_RM_BA2_IR
#define SAFETY_CHECKERS_RM_BA2_IR
Definition: safety_checkers_soc.h:125
SAFETY_CHECKERS_PM_MCU_PLL_BASE_ADDRESS
#define SAFETY_CHECKERS_PM_MCU_PLL_BASE_ADDRESS(i)
Definition: safety_checkers_pm_soc.h:81
SAFETY_CHECKERS_RM_REG0_UDMA_FLW
#define SAFETY_CHECKERS_RM_REG0_UDMA_FLW
Formula input of UDMA FLOW to read relevant registers from register group.
Definition: safety_checkers_soc.h:186
SAFETY_CHECKERS_PM_PLL0_LENGTH
#define SAFETY_CHECKERS_PM_PLL0_LENGTH
PLL register details.
Definition: safety_checkers_soc.h:83
SAFETY_CHECKERS_RM_BA0_RA
#define SAFETY_CHECKERS_RM_BA0_RA
RM RA module base addresses.
Definition: safety_checkers_soc.h:147
SAFETY_CHECKERS_PM_MCU_PLL0_LENGTH
#define SAFETY_CHECKERS_PM_MCU_PLL0_LENGTH
Definition: safety_checkers_soc.h:91
SAFETY_CHECKERS_RM_REG_HEX100
#define SAFETY_CHECKERS_RM_REG_HEX100
Definition: safety_checkers_rm_soc.h:74
SAFETY_CHECKERS_RM_REG0_IA_IMAP
#define SAFETY_CHECKERS_RM_REG0_IA_IMAP
Formula input of IAIMAP module to read relevant registers from register group.
Definition: safety_checkers_soc.h:141
SAFETY_CHECKERS_PM_PLL8_LENGTH
#define SAFETY_CHECKERS_PM_PLL8_LENGTH
Definition: safety_checkers_soc.h:86
gSafetyCheckers_PmPscData
static SafetyCheckers_PmPscData gSafetyCheckers_PmPscData[]
Structure defines PSC register base address and the total length of registers.
Definition: safety_checkers_soc.h:246
SAFETY_CHECKERS_RM_REG_HEX40
#define SAFETY_CHECKERS_RM_REG_HEX40
Definition: safety_checkers_rm_soc.h:73
SAFETY_CHECKERS_RM_RA_SUBMOD1
#define SAFETY_CHECKERS_RM_RA_SUBMOD1
Definition: safety_checkers_soc.h:158
SAFETY_CHECKERS_RM_SUBMOD0_UDMA_FLW
#define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_FLW
Number of registers in UDMA FLOW register group.
Definition: safety_checkers_soc.h:189
safety_checkers_pm_soc.h
This file contains data structures for PM safety checker module.
SAFETY_CHECKERS_RM_RA_REG0_NUM
#define SAFETY_CHECKERS_RM_RA_REG0_NUM
Formula input of RA module to read relevant registers from register group.
Definition: safety_checkers_soc.h:152
SAFETY_CHECKERS_RM_REG1_UDMA_RX
#define SAFETY_CHECKERS_RM_REG1_UDMA_RX
Definition: safety_checkers_soc.h:177
safety_checkers_rm_soc.h
This file contains data structures for RM safety checker module.
SAFETY_CHECKERS_RM_BA0_UDMA_GCFG
#define SAFETY_CHECKERS_RM_BA0_UDMA_GCFG
RM UDMA GCFG module base addresses.
Definition: safety_checkers_soc.h:192
SAFETY_CHECKERS_RM_REG_HEX0
#define SAFETY_CHECKERS_RM_REG_HEX0
Offsets for RM register blobs.
Definition: safety_checkers_rm_soc.h:70
SAFETY_CHECKERS_PM_PLL16_LENGTH
#define SAFETY_CHECKERS_PM_PLL16_LENGTH
Definition: safety_checkers_soc.h:89
SAFETY_CHECKERS_RM_BA0_UDMA_FLW
#define SAFETY_CHECKERS_RM_BA0_UDMA_FLW
RM UDMA FLOW module base addresses.
Definition: safety_checkers_soc.h:183
SAFETY_CHECKERS_RM_BA0_IR
#define SAFETY_CHECKERS_RM_BA0_IR
RM IR module base addresses.
Definition: safety_checkers_soc.h:123
SAFETY_CHECKERS_RM_BA3_IR
#define SAFETY_CHECKERS_RM_BA3_IR
Definition: safety_checkers_soc.h:126
SAFETY_CHECKERS_RM_IR_REG1_NUM
#define SAFETY_CHECKERS_RM_IR_REG1_NUM
Definition: safety_checkers_soc.h:130