AM62x MCU+ SDK
08.06.00
sdl_soc_pok.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) Texas Instruments Incorporated 2023
3
*
4
* Redistribution and use in source and binary forms, with or without
5
* modification, are permitted provided that the following conditions
6
* are met:
7
*
8
* Redistributions of source code must retain the above copyright
9
* notice, this list of conditions and the following disclaimer.
10
*
11
* Redistributions in binary form must reproduce the above copyright
12
* notice, this list of conditions and the following disclaimer in the
13
* documentation and/or other materials provided with the
14
* distribution.
15
*
16
* Neither the name of Texas Instruments Incorporated nor the names of
17
* its contributors may be used to endorse or promote products derived
18
* from this software without specific prior written permission.
19
*
20
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31
*
32
*/
33
42
#ifndef SDL_SOC_POK_H_
43
#define SDL_SOC_POK_H_
44
45
#include <sdl/pok/v1/sdl_ip_pok.h>
46
#include <sdl/esm/sdl_ip_esm.h>
47
#include <
sdl/dpl/sdl_dpl.h
>
48
49
50
#include <sdl/include/am62x/sdlr_soc_baseaddress.h>
51
#include <sdl/include/am62x/sdlr_mcu_ctrl_mmr.h>
52
53
54
#ifdef __cplusplus
55
extern
"C"
{
56
#endif
57
75
/**************************************************************************
76
* Register Macros
77
**************************************************************************/
78
79
typedef
int8_t
SDL_POK_Inst
;
80
82
#define SDL_FIRST_POK_ID (0)
83
/* PMIC POK ID */
84
#define SDL_POK_VDDA_PMIC_IN_ID (SDL_FIRST_POK_ID)
85
/* VDDS DDRIO Under voltage/Over Voltage POK ID */
86
#define SDL_POK_VDDS_DDRIO_ID (1)
87
/* VDDR CORE Under Voltage/Over Voltage POK ID */
88
#define SDL_POK_VDDR_CORE_ID (2)
89
/* VMON CAP MCU Under Voltage/Over Voltage POK ID */
90
#define SDL_POK_VMON_CAP_MCU_GENERAL_ID (3)
91
/* VDDSHV MAIN 1P8 Under Voltage/Over Voltage POK ID */
92
#define SDL_POK_VDDSHV_MAIN_1P8_ID (4)
93
/* VDDSHV MAIN 3P3 Under Voltage/Over Voltage POK ID */
94
#define SDL_POK_VDDSHV_MAIN_3P3_ID (5)
95
/* CORE Over Voltage POK ID */
96
#define SDL_POK_VDD_MCU_OV_ID (6)
97
/* VDDA MCU Under Voltage POK ID */
98
#define SDL_POR_VDDA_MCU_UV_ID (7)
99
/* VDD Under Voltage POK ID */
100
#define SDL_POR_VDD_MCU_UV_ID (8)
101
/* VDDA MCU Over Voltage POK ID */
102
#define SDL_POR_VDDA_MCU_OV_ID (9)
103
104
/* LAST POK ID */
105
#define SDL_LAST_POK_ID (SDL_POR_VDDA_MCU_OV_ID)
106
107
108
typedef
int8_t
SDL_PRG_Inst
;
109
111
#define SDL_POK_PRG_FIRST_ID (0)
112
113
#define SDL_POK_PRG_PP_0_ID (1)
114
115
#define SDL_POK_PRG_PP_1_ID (2)
116
118
#define SDL_POK_PRG_LAST_ID (SDL_POK_PRG_PP_1_ID)
119
120
121
122
123
124
125
#define SDL_POK_MMR_BASE (SDL_MCU_CTRL_MMR0_CFG0_BASE)
126
#if defined (M4F_CORE)
127
#define MCU_ESM_INSTANCE (SDL_WKUP_ESM0_CFG_BASE)
128
#define MCU_ESM_INTID (SDLR_WKUP_ESM0_ESM_LVL_EVENT_ESM0_ESM_INT_HI_LVL_0)
129
#endif
130
131
#if defined (R5F_CORE)
132
#define MCU_ESM_INSTANCE (SDL_ESM0_CFG_BASE)
133
#define MCU_ESM_INTID (SDLR_ESM0_ESM_LVL_EVENT_WKUP_ESM0_ESM_INT_HI_LVL_0)
134
#endif
135
136
#define MCU_ESM_ERR_SIG_VDDA_PMIC_IN_UV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_0)
137
#define MCU_ESM_ERR_SIG_VDD_MCU_UV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_1 )
138
#define MCU_ESM_ERR_SIG_VDD_MCU_OV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_4)
139
#define MCU_ESM_ERR_SIG_VDDS_DDRIO_UV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_0)
140
#define MCU_ESM_ERR_SIG_VDDS_DDRIO_OV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_0)
141
#define MCU_ESM_ERR_SIG_VDDR_CORE_UV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_1)
142
#define MCU_ESM_ERR_SIG_VDDR_CORE_OV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_1)
143
#define MCU_ESM_ERR_SIG_VMON_CAP_MCU_GENERAL_UV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_2 )
144
#define MCU_ESM_ERR_SIG_VMON_CAP_MCU_GENERAL_OV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_2)
145
#define MCU_ESM_ERR_SIG_VDDSHV_MAIN_1P8_UV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_3)
146
#define MCU_ESM_ERR_SIG_VDDSHV_MAIN_1P8_OV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_3)
147
#define MCU_ESM_ERR_SIG_VDDSHV_MAIN_3P3_UV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_UV_OUT_N_TO_ESM_4)
148
#define MCU_ESM_ERR_SIG_VDDSHV_MAIN_3P3_OV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU_5POKS0_POK_PGOOD_OV_OUT_N_TO_ESM_4)
149
#define MCU_ESM_ERR_SIG_VDDA_MCU_UV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_2)
150
#define MCU_ESM_ERR_SIG_VDDA_MCU_OV (SDLR_WKUP_ESM0_ESM_PLS_EVENT0_MCU_PRG_MCU0_POK_PGOOD_UV_OUT_N_TO_ESM_3)
151
152
153
154
#define ESM_ERR_SIG_VDDA_PMIC_IN_UV MCU_ESM_ERR_SIG_VDDA_PMIC_IN_UV
155
#define ESM_ERR_SIG_VDD_MCU_UV MCU_ESM_ERR_SIG_VDD_MCU_UV
156
#define ESM_ERR_SIG_VDD_MCU_OV MCU_ESM_ERR_SIG_VDD_MCU_OV
157
#define ESM_ERR_SIG_VDDS_DDRIO_UV MCU_ESM_ERR_SIG_VDDS_DDRIO_UV
158
#define ESM_ERR_SIG_VDDS_DDRIO_OV MCU_ESM_ERR_SIG_VDDS_DDRIO_OV
159
#define ESM_ERR_SIG_VDDR_CORE_UV MCU_ESM_ERR_SIG_VDDR_CORE_UV
160
#define ESM_ERR_SIG_VDDR_CORE_OV MCU_ESM_ERR_SIG_VDDR_CORE_OV
161
#define ESM_ERR_SIG_VMON_CAP_MCU_GENERAL_UV MCU_ESM_ERR_SIG_VMON_CAP_MCU_GENERAL_UV
162
#define ESM_ERR_SIG_VMON_CAP_MCU_GENERAL_OV MCU_ESM_ERR_SIG_VMON_CAP_MCU_GENERAL_OV
163
#define ESM_ERR_SIG_VDDSHV_MAIN_1P8_UV MCU_ESM_ERR_SIG_VDDSHV_MAIN_1P8_UV
164
#define ESM_ERR_SIG_VDDSHV_MAIN_1P8_OV MCU_ESM_ERR_SIG_VDDSHV_MAIN_1P8_OV
165
#define ESM_ERR_SIG_VDDSHV_MAIN_3P3_UV MCU_ESM_ERR_SIG_VDDSHV_MAIN_3P3_UV
166
#define ESM_ERR_SIG_VDDSHV_MAIN_3P3_OV MCU_ESM_ERR_SIG_VDDSHV_MAIN_3P3_OV
167
#define ESM_ERR_SIG_VDDA_MCU_UV MCU_ESM_ERR_SIG_VDDA_MCU_UV
168
#define ESM_ERR_SIG_VDDA_MCU_OV MCU_ESM_ERR_SIG_VDDA_MCU_OV
169
170
171
172
173
174
#define ESM_INSTANCE MCU_ESM_INSTANCE
175
#define ESM_INTID MCU_ESM_INTID
176
177
178
179
180
181
182
typedef
enum
{
183
SDL_POK_MCU_CTRL_MMR0
,
184
185
}
SDL_POK_InstanceType
;
186
187
bool
SDL_POK_getBaseaddr
(
SDL_POK_InstanceType
instance, uint32_t *pbaseAddress);
188
189
190
191
192
#ifdef __cplusplus
193
}
194
#endif
195
#endif
/* SDL_SOC_POK_H_ */
196
197
SDL_PRG_Inst
int8_t SDL_PRG_Inst
Definition:
sdl_soc_pok.h:108
SDL_POK_InstanceType
SDL_POK_InstanceType
Definition:
sdl_soc_pok.h:182
sdl_dpl.h
This file contains the SDL DPL API's.
SDL_POK_MCU_CTRL_MMR0
@ SDL_POK_MCU_CTRL_MMR0
Definition:
sdl_soc_pok.h:183
SDL_POK_getBaseaddr
bool SDL_POK_getBaseaddr(SDL_POK_InstanceType instance, uint32_t *pbaseAddress)
SDL_POK_Inst
int8_t SDL_POK_Inst
Definition:
sdl_soc_pok.h:79
source
sdl
pok
v1
soc
am62x
sdl_soc_pok.h
generated by
1.8.20
1.8.20