![Logo](ti_logo.svg) |
AM62Px MCU+ SDK
09.02.01
|
|
Go to the documentation of this file.
48 #ifndef SCICLIENT_FMWMSGPARAMS_H_
49 #define SCICLIENT_FMWMSGPARAMS_H_
66 #define TISCI_PARAM_UNDEF (0xFFFFFFFFU)
76 #define SCICLIENT_FIRMWARE_ABI_MAJOR (3U)
81 #define SCICLIENT_FIRMWARE_ABI_MINOR (5U)
91 #define SCICLIENT_CONTEXT_R5_SEC_0 (0U)
93 #define SCICLIENT_CONTEXT_R5_NONSEC_0 (1U)
95 #define SCICLIENT_CONTEXT_GPU_NONSEC_0 (2U)
97 #define SCICLIENT_CONTEXT_GPU_NONSEC_1 (3U)
99 #define SCICLIENT_CONTEXT_A53_SEC_0 (4U)
101 #define SCICLIENT_CONTEXT_A53_SEC_1 (5U)
103 #define SCICLIENT_CONTEXT_A53_NONSEC_1 (6U)
105 #define SCICLIENT_CONTEXT_A53_NONSEC_2 (7U)
107 #define SCICLIENT_CONTEXT_A53_NONSEC_3 (8U)
109 #define SCICLIENT_CONTEXT_MCU_R5_0_NONSEC_0 (9U)
112 #define SCICLIENT_CONTEXT_MAX_NUM (10U)
124 #define SCICLIENT_PROC_ID_A53SS0_CORE_0 (0x20U)
129 #define SCICLIENT_PROC_ID_A53SS0_CORE_1 (0x21U)
134 #define SCICLIENT_PROC_ID_A53SS0_CORE_2 (0x22U)
139 #define SCICLIENT_PROC_ID_A53SS0_CORE_3 (0x23U)
144 #define SCICLIENT_PROC_ID_MCU_R5FSS0_CORE0 (0x03U)
149 #define SCICLIENT_PROC_ID_WKUP_R5FSS0_CORE0 (0x01U)
154 #define SCICLIENT_PROC_ID_HSM_M4FSS0_CORE0 (0x80U)
159 #define SOC_NUM_SCICLIENT_PROCESSORS (0x07U)
165 #define TISCI_MSG_VALUE_RM_NULL_RING_TYPE (0xFFFFu)
166 #define TISCI_MSG_VALUE_RM_NULL_RING_INDEX (0xFFFFFFFFu)
167 #define TISCI_MSG_VALUE_RM_NULL_RING_ADDR (0xFFFFFFFFu)
168 #define TISCI_MSG_VALUE_RM_NULL_RING_COUNT (0xFFFFFFFFu)
174 #define TISCI_MSG_VALUE_RM_NULL_RING_MODE (0xFFu)
175 #define TISCI_MSG_VALUE_RM_NULL_RING_SIZE (0xFFu)
176 #define TISCI_MSG_VALUE_RM_NULL_ORDER_ID (0xFFu)
177 #define TISCI_MSG_VALUE_RM_UDMAP_NULL_CH_TYPE (0xFFu)
178 #define TISCI_MSG_VALUE_RM_UDMAP_NULL_CH_INDEX (0xFFFFFFFFu)
206 #define SCICLIENT_DEV_MCU_R5FSS0_CORE0 (TISCI_DEV_WKUP_R5FSS0_CORE0)
207 #define SCICLIENT_DEV_MCU_R5FSS0_CORE1 (TISCI_DEV_WKUP_R5FSS0_CORE0)
213 #define TISCI_ISC_CC_ID (160U)
222 #define TISCI_RINGACC0_OES_IRQ_SRC_IDX_START (0U)
223 #define TISCI_RINGACC0_MON_IRQ_SRC_IDX_START (1024U)
224 #define TISCI_RINGACC0_EOES_IRQ_SRC_IDX_START (2048U)
225 #define TISCI_UDMAP0_TX_OES_IRQ_SRC_IDX_START (0U)
226 #define TISCI_UDMAP0_TX_EOES_IRQ_SRC_IDX_START (512U)
227 #define TISCI_UDMAP0_RX_OES_IRQ_SRC_IDX_START (1024U)
228 #define TISCI_UDMAP0_RX_EOES_IRQ_SRC_IDX_START (1280U)
229 #define TISCI_UDMAP0_RX_FLOW_EOES_IRQ_SRC_IDX_START (1536U)
230 #define TISCI_BCDMA0_BC_RC_OES_IRQ_SRC_IDX_START (9216U)
231 #define TISCI_BCDMA0_TX_RC_OES_IRQ_SRC_IDX_START (10752U)
232 #define TISCI_BCDMA0_RX_RC_OES_IRQ_SRC_IDX_START (12288U)
233 #define TISCI_BCDMA0_BC_DC_OES_IRQ_SRC_IDX_START (8704U)
234 #define TISCI_BCDMA0_TX_DC_OES_IRQ_SRC_IDX_START (10240U)
235 #define TISCI_BCDMA0_RX_DC_OES_IRQ_SRC_IDX_START (11776U)
236 #define TISCI_PKTDMA0_TX_FLOW_OES_IRQ_SRC_IDX_START (4608U)
237 #define TISCI_PKTDMA0_RX_FLOW_OES_IRQ_SRC_IDX_START (5632U)
246 #define SCICLIENT_DEV_MCU_R5FSS0_CORE0_PROCID \
247 (SCICLIENT_PROC_ID_WKUP_R5FSS0_CORE0)
248 #define SCICLIENT_DEV_MCU_R5FSS0_CORE1_PROCID \
249 (SCICLIENT_PROC_ID_WKUP_R5FSS0_CORE0)
253 #define SCICLIENT_ALLOWED_BOARDCFG_BASE_START 1
255 #define SCICLIENT_ALLOWED_BOARDCFG_BASE_END 0xFFFFFFFF