![Logo](ti_logo.svg) |
AM62Px MCU+ SDK
09.02.00
|
|
Go to the documentation of this file.
46 #ifndef SAFETY_CHECKERS_SOC_H_
47 #define SAFETY_CHECKERS_SOC_H_
72 #define SAFETY_CHECKERS_PM_PSC_BASE_ADDRESS (0x400000UL)
73 #define SAFETY_CHECKERS_PM_PLL_CFG_BASE_ADDRESS (0x680000UL)
74 #define SAFETY_CHECKERS_PM_MCU_PLL_CFG_BASE_ADDRESS (0x4040000UL)
77 #define SAFETY_CHECKERS_PM_WKUP_PD_STAT_NUM (0x02U)
78 #define SAFETY_CHECKERS_PM_WKUP_MD_STAT_NUM (0x0BU)
79 #define SAFETY_CHECKERS_PM_PD_STAT_NUM (0x16U)
80 #define SAFETY_CHECKERS_PM_MD_STAT_NUM (0x60U)
83 #define SAFETY_CHECKERS_PM_PLL0_LENGTH (0xA8U)
84 #define SAFETY_CHECKERS_PM_PLL1_LENGTH (0x9CU)
85 #define SAFETY_CHECKERS_PM_PLL2_LENGTH (0xA8U)
86 #define SAFETY_CHECKERS_PM_PLL5_LENGTH (0x8CU)
87 #define SAFETY_CHECKERS_PM_PLL6_LENGTH (0x84U)
88 #define SAFETY_CHECKERS_PM_PLL7_LENGTH (0x88U)
89 #define SAFETY_CHECKERS_PM_PLL8_LENGTH (0x84U)
90 #define SAFETY_CHECKERS_PM_PLL12_LENGTH (0x84U)
91 #define SAFETY_CHECKERS_PM_PLL15_LENGTH (0x90U)
92 #define SAFETY_CHECKERS_PM_PLL16_LENGTH (0x84U)
93 #define SAFETY_CHECKERS_PM_PLL17_LENGTH (0x84U)
94 #define SAFETY_CHECKERS_PM_PLL18_LENGTH (0x84U)
95 #define SAFETY_CHECKERS_PM_MCU_PLL0_LENGTH (0x9CU)
98 #define TIFS_CHECKER_FWL_MAX_NUM (0x16U)
104 #define SAFETY_CHECKERS_PM_PSC_REGDUMP_SIZE (SAFETY_CHECKERS_PM_WKUP_PD_STAT_NUM + \
105 SAFETY_CHECKERS_PM_WKUP_MD_STAT_NUM + \
106 SAFETY_CHECKERS_PM_PD_STAT_NUM + \
107 SAFETY_CHECKERS_PM_MD_STAT_NUM)
117 #define SAFETY_CHECKERS_PM_PLL_REGDUMP_SIZE (192U)
125 #define SAFETY_CHECKERS_RM_REGDUMP_SIZE (3360U)
128 #define SAFETY_CHECKERS_RM_BA0_IR (CSL_TIMESYNC_EVENT_INTROUTER0_INTR_ROUTER_CFG_BASE)
129 #define SAFETY_CHECKERS_RM_BA1_IR (CSL_WKUP_MCU_GPIOMUX_INTROUTER0_INTR_ROUTER_CFG_BASE)
130 #define SAFETY_CHECKERS_RM_BA2_IR (CSL_MAIN_GPIOMUX_INTROUTER0_INTR_ROUTER_CFG_BASE)
133 #define SAFETY_CHECKERS_RM_IR_REG0_NUM (64U)
134 #define SAFETY_CHECKERS_RM_IR_REG1_NUM (48U)
135 #define SAFETY_CHECKERS_RM_IR_REG2_NUM (48U)
136 #define SAFETY_CHECKERS_RM_IR_REG3_NUM (32U)
139 #define SAFETY_CHECKERS_RM_IR_SUBMOD0_NUM (1U)
142 #define SAFETY_CHECKERS_RM_BA0_IA_IMAP (CSL_DMASS0_INTAGGR_IMAP_BASE)
145 #define SAFETY_CHECKERS_RM_REG0_IA_IMAP (1536U)
148 #define SAFETY_CHECKERS_RM_SUBMOD0_IA_IMAP (1U)
151 #define SAFETY_CHECKERS_RM_BA0_RA (CSL_DMASS0_BCDMA_RING_BASE)
152 #define SAFETY_CHECKERS_RM_BA1_RA (CSL_DMASS0_PKTDMA_RING_BASE)
153 #define SAFETY_CHECKERS_RM_BA2_RA (CSL_DMASS0_RINGACC_CFG_BASE)
156 #define SAFETY_CHECKERS_RM_RA_REG0_NUM (82U)
157 #define SAFETY_CHECKERS_RM_RA_REG1_NUM (20U)
158 #define SAFETY_CHECKERS_RM_RA_REG2_NUM (150U)
161 #define SAFETY_CHECKERS_RM_SUBMOD0_RA (3U)
162 #define SAFETY_CHECKERS_RM_RA_SUBMOD1 (5U)
165 #define SAFETY_CHECKERS_RM_BA0_UDMA_TX (CSL_DMASS0_BCDMA_TCHAN_BASE)
166 #define SAFETY_CHECKERS_RM_BA1_UDMA_TX (CSL_DMASS0_PKTDMA_TCHAN_BASE)
169 #define SAFETY_CHECKERS_RM_REG0_UDMA_TX (22U)
170 #define SAFETY_CHECKERS_RM_REG1_UDMA_TX (29U)
173 #define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_TX (5U)
176 #define SAFETY_CHECKERS_RM_BA0_UDMA_RX (CSL_DMASS0_BCDMA_RCHAN_BASE)
177 #define SAFETY_CHECKERS_RM_BA1_UDMA_RX (CSL_DMASS0_PKTDMA_RCHAN_BASE)
180 #define SAFETY_CHECKERS_RM_REG0_UDMA_RX (32U)
181 #define SAFETY_CHECKERS_RM_REG1_UDMA_RX (28U)
184 #define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_RX (4U)
187 #define SAFETY_CHECKERS_RM_BA0_UDMA_FLW (CSL_DMASS0_PKTDMA_RFLOW_BASE)
190 #define SAFETY_CHECKERS_RM_REG0_UDMA_FLW (51U)
193 #define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_FLW (1U)
196 #define SAFETY_CHECKERS_RM_BA0_UDMA_GCFG (CSL_DMASS0_BCDMA_GCFG_BASE)
197 #define SAFETY_CHECKERS_RM_BA1_UDMA_GCFG (CSL_DMASS0_PKTDMA_GCFG_BASE)
200 #define SAFETY_CHECKERS_RM_REG0_UDMA_GCFG (1U)
201 #define SAFETY_CHECKERS_RM_REG1_UDMA_GCFG (1U)
204 #define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_GCFG (13U)
205 #define SAFETY_CHECKERS_RM_SUBMOD1_UDMA_GCFG (14U)
285 {
SAFETY_CHECKERS_RM_BA0_UDMA_GCFG,
SAFETY_CHECKERS_RM_SUBMOD0_UDMA_GCFG,
SAFETY_CHECKERS_RM_REG0_UDMA_GCFG,
SAFETY_CHECKERS_RM_REG_HEX0, {0x0U, 0x04U, 0X08U, 0x10U, 0x20U, 0x24U, 0x28U, 0x2CU, 0x30U, 0x60U, 0x64U, 0x78U, 0x7CU}},
286 {
SAFETY_CHECKERS_RM_BA1_UDMA_GCFG,
SAFETY_CHECKERS_RM_SUBMOD1_UDMA_GCFG,
SAFETY_CHECKERS_RM_REG1_UDMA_GCFG,
SAFETY_CHECKERS_RM_REG_HEX0, {0x0U, 0x04U, 0X08U, 0x10U, 0x20U, 0x24U, 0x28U, 0x2CU, 0x30U, 0x60U, 0x64U, 0x78U, 0x7CU, 0x88U}},
#define SAFETY_CHECKERS_RM_BA0_UDMA_TX
RM UDMA TX module base addresses.
Definition: safety_checkers_soc.h:165
static SafetyCheckers_PmPllData gSafetyCheckers_PmPllData[]
Structure defines PLL register base address and the total length of registers.
Definition: safety_checkers_soc.h:231
#define SAFETY_CHECKERS_PM_PLL6_LENGTH
Definition: safety_checkers_soc.h:87
#define SAFETY_CHECKERS_RM_IR_REG0_NUM
Formula input of IR module to read relevant registers from register group.
Definition: safety_checkers_soc.h:133
#define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_GCFG
Number of registers in UDMA GCFG register group.
Definition: safety_checkers_soc.h:204
#define SAFETY_CHECKERS_PM_PD_STAT_NUM
Definition: safety_checkers_soc.h:79
#define SAFETY_CHECKERS_RM_BA1_UDMA_TX
Definition: safety_checkers_soc.h:166
static uint32_t gSafetyCheckers_PmPllRegOffset3[]
Definition: safety_checkers_pm_soc.h:119
Structure to hold the base address and the number of Module Domain(MD) stat and Power Domain(PD) stat...
Definition: safety_checkers_pm.h:98
static SafetyCheckers_RmRegData gSafetyCheckers_RmRegData[]
Structure defines RM module register base address and the total length of registers.
Definition: safety_checkers_soc.h:265
#define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_RX
Number of registers in UDMA RX register group.
Definition: safety_checkers_soc.h:184
#define SAFETY_CHECKERS_RM_SUBMOD0_IA_IMAP
Number of registers in IAIMAP register group.
Definition: safety_checkers_soc.h:148
#define SAFETY_CHECKERS_RM_REG0_UDMA_RX
Formula input of UDMA RX to read relevant registers from register group.
Definition: safety_checkers_soc.h:180
#define SAFETY_CHECKERS_PM_PLL_BASE_ADDRESS(i)
Each PLL base addresses.
Definition: safety_checkers_pm_soc.h:80
#define SAFETY_CHECKERS_RM_BA0_IA_IMAP
RM IAIMAP module base addresses.
Definition: safety_checkers_soc.h:142
#define SAFETY_CHECKERS_RM_REG0_UDMA_GCFG
Formula input of UDMA GCFG to read relevant registers from register group.
Definition: safety_checkers_soc.h:200
#define SAFETY_CHECKERS_PM_PLL2_LENGTH
Definition: safety_checkers_soc.h:85
#define SAFETY_CHECKERS_RM_REG1_UDMA_GCFG
Definition: safety_checkers_soc.h:201
#define SAFETY_CHECKERS_RM_SUBMOD1_UDMA_GCFG
Definition: safety_checkers_soc.h:205
#define SAFETY_CHECKERS_RM_SUBMOD0_RA
Number of registers in RA register group.
Definition: safety_checkers_soc.h:161
#define SAFETY_CHECKERS_RM_BA1_RA
Definition: safety_checkers_soc.h:152
#define SAFETY_CHECKERS_RM_IR_REG2_NUM
Definition: safety_checkers_soc.h:135
#define SAFETY_CHECKERS_PM_PLL1_LENGTH
Definition: safety_checkers_soc.h:84
#define SAFETY_CHECKERS_RM_RA_REG1_NUM
Definition: safety_checkers_soc.h:157
#define SAFETY_CHECKERS_RM_BA1_IR
Definition: safety_checkers_soc.h:129
Structure to hold the base address and the length of PLLs.
Definition: safety_checkers_pm.h:82
#define SAFETY_CHECKERS_PM_PLL17_LENGTH
Definition: safety_checkers_soc.h:93
#define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_TX
Number of registers in UDMA TX register group.
Definition: safety_checkers_soc.h:173
#define SAFETY_CHECKERS_RM_IR_SUBMOD0_NUM
Number of registers in IR register group.
Definition: safety_checkers_soc.h:139
#define SAFETY_CHECKERS_PM_WKUP_MD_STAT_NUM
Definition: safety_checkers_soc.h:78
#define SAFETY_CHECKERS_PM_PLL15_LENGTH
Definition: safety_checkers_soc.h:91
#define SAFETY_CHECKERS_PM_PLL12_LENGTH
Definition: safety_checkers_soc.h:90
#define SAFETY_CHECKERS_RM_BA2_RA
Definition: safety_checkers_soc.h:153
#define SAFETY_CHECKERS_PM_PLL7_LENGTH
Definition: safety_checkers_soc.h:88
#define SAFETY_CHECKERS_PM_WKUP_PSC_BASE_ADDRESS
WKUP PSC base address.
Definition: safety_checkers_pm_soc.h:72
#define SAFETY_CHECKERS_RM_REG0_UDMA_TX
Formula input of UDMA TX to read relevant registers from register group.
Definition: safety_checkers_soc.h:169
#define SAFETY_CHECKERS_RM_REG1_UDMA_TX
Definition: safety_checkers_soc.h:170
#define SAFETY_CHECKERS_RM_BA1_UDMA_GCFG
Definition: safety_checkers_soc.h:197
#define SAFETY_CHECKERS_RM_RA_REG2_NUM
Definition: safety_checkers_soc.h:158
#define SAFETY_CHECKERS_PM_WKUP_PD_STAT_NUM
PD STAT and MD STAT registers details for PSC.
Definition: safety_checkers_soc.h:77
#define SAFETY_CHECKERS_PM_PSC_BASE_ADDRESS
PLL and PSC base addresses.
Definition: safety_checkers_soc.h:72
#define SAFETY_CHECKERS_PM_MD_STAT_NUM
Definition: safety_checkers_soc.h:80
#define SAFETY_CHECKERS_RM_BA0_UDMA_RX
RM UDMA RX module base addresses.
Definition: safety_checkers_soc.h:176
#define SAFETY_CHECKERS_RM_BA1_UDMA_RX
Definition: safety_checkers_soc.h:177
Structure to hold the base address and the register details of RM control module registers.
Definition: safety_checkers_rm.h:99
#define SAFETY_CHECKERS_RM_BA2_IR
Definition: safety_checkers_soc.h:130
#define SAFETY_CHECKERS_PM_MCU_PLL_BASE_ADDRESS(i)
Definition: safety_checkers_pm_soc.h:81
#define SAFETY_CHECKERS_RM_REG0_UDMA_FLW
Formula input of UDMA FLOW to read relevant registers from register group.
Definition: safety_checkers_soc.h:190
#define SAFETY_CHECKERS_PM_PLL0_LENGTH
PLL register details.
Definition: safety_checkers_soc.h:83
#define SAFETY_CHECKERS_RM_BA0_RA
RM RA module base addresses.
Definition: safety_checkers_soc.h:151
#define SAFETY_CHECKERS_PM_MCU_PLL0_LENGTH
Definition: safety_checkers_soc.h:95
#define SAFETY_CHECKERS_RM_REG_HEX100
Definition: safety_checkers_rm_soc.h:74
#define SAFETY_CHECKERS_RM_REG0_IA_IMAP
Formula input of IAIMAP module to read relevant registers from register group.
Definition: safety_checkers_soc.h:145
#define SAFETY_CHECKERS_PM_PLL8_LENGTH
Definition: safety_checkers_soc.h:89
static SafetyCheckers_PmPscData gSafetyCheckers_PmPscData[]
Structure defines PSC register base address and the total length of registers.
Definition: safety_checkers_soc.h:254
#define SAFETY_CHECKERS_RM_REG_HEX40
Definition: safety_checkers_rm_soc.h:73
#define SAFETY_CHECKERS_RM_RA_SUBMOD1
Definition: safety_checkers_soc.h:162
#define SAFETY_CHECKERS_RM_SUBMOD0_UDMA_FLW
Number of registers in UDMA FLOW register group.
Definition: safety_checkers_soc.h:193
This file contains data structures for PM safety checker module.
#define SAFETY_CHECKERS_RM_RA_REG0_NUM
Formula input of RA module to read relevant registers from register group.
Definition: safety_checkers_soc.h:156
#define SAFETY_CHECKERS_RM_REG1_UDMA_RX
Definition: safety_checkers_soc.h:181
This file contains data structures for RM safety checker module.
#define SAFETY_CHECKERS_RM_BA0_UDMA_GCFG
RM UDMA GCFG module base addresses.
Definition: safety_checkers_soc.h:196
#define SAFETY_CHECKERS_RM_REG_HEX0
Offsets for RM register blobs.
Definition: safety_checkers_rm_soc.h:70
#define SAFETY_CHECKERS_RM_BA0_UDMA_FLW
RM UDMA FLOW module base addresses.
Definition: safety_checkers_soc.h:187
#define SAFETY_CHECKERS_PM_PLL5_LENGTH
Definition: safety_checkers_soc.h:86
#define SAFETY_CHECKERS_RM_BA0_IR
RM IR module base addresses.
Definition: safety_checkers_soc.h:128
#define SAFETY_CHECKERS_RM_IR_REG1_NUM
Definition: safety_checkers_soc.h:134