|
AM62Px MCU+ SDK
09.02.00
|
|
Go to the documentation of this file.
34 #ifndef CSLR_SOC_DEFINES_H_
35 #define CSLR_SOC_DEFINES_H_
51 #if defined(__aarch64__)
52 #define CSL_CACHE_L1P_LINESIZE (64U)
53 #define CSL_CACHE_L1D_LINESIZE (64U)
54 #define CSL_CACHE_L2_LINESIZE (64U)
55 #elif (__ARM_ARCH == 7) && (__ARM_ARCH_PROFILE == 'R')
56 #define CSL_CACHE_L1P_LINESIZE (32U)
57 #define CSL_CACHE_L1D_LINESIZE (32U)
58 #elif (__ARM_ARCH == 7) && (__ARM_ARCH_PROFILE == 'M')
63 #define MCAN_MSG_RAM_MAX_WORD_COUNT (4352U)
71 #define CSL_CORE_ID_MCU_R5FSS0_0 (0U)
72 #define CSL_CORE_ID_WKUP_R5FSS0_0 (1U)
73 #define CSL_CORE_ID_A53SS0_0 (2U)
74 #define CSL_CORE_ID_A53SS0_1 (3U)
75 #define CSL_CORE_ID_A53SS1_0 (4U)
76 #define CSL_CORE_ID_A53SS1_1 (5U)
77 #define CSL_CORE_ID_HSM_M4FSS0_0 (6U)
78 #define CSL_CORE_ID_MAX (7U)
80 #define CSL_CORE_ID_INVALID (0xFFU)
90 #define CSL_ARM_R5_CLUSTER_GROUP_ID_0 ((uint32_t) 0x00U)
100 #define CSL_ARM_R5_CPU_ID_0 ((uint32_t) 0x00U)
104 #define CSL_EPWM_PER_CNT (9U)