AM62D FreeRTOS SDK
11.01.00
tisci_clocks.h
Go to the documentation of this file.
1
/*
2
* Copyright (C) 2017-2025 Texas Instruments Incorporated
3
*
4
* Redistribution and use in source and binary forms, with or without
5
* modification, are permitted provided that the following conditions
6
* are met:
7
*
8
* Redistributions of source code must retain the above copyright
9
* notice, this list of conditions and the following disclaimer.
10
*
11
* Redistributions in binary form must reproduce the above copyright
12
* notice, this list of conditions and the following disclaimer in the
13
* documentation and/or other materials provided with the
14
* distribution.
15
*
16
* Neither the name of Texas Instruments Incorporated nor the names of
17
* its contributors may be used to endorse or promote products derived
18
* from this software without specific prior written permission.
19
*
20
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31
*
32
*/
51
#ifndef SOC_AM62DX_CLOCKS_H
52
#define SOC_AM62DX_CLOCKS_H
53
54
#ifdef __cplusplus
55
extern
"C"
56
{
57
#endif
58
59
60
#define TISCI_DEV_DPHY_RX0_IO_RX_CL_L_M 2
61
#define TISCI_DEV_DPHY_RX0_IO_RX_CL_L_P 3
62
#define TISCI_DEV_DPHY_RX0_JTAG_TCK 4
63
#define TISCI_DEV_DPHY_RX0_MAIN_CLK_CLK 5
64
#define TISCI_DEV_DPHY_RX0_PPI_RX_BYTE_CLK 6
65
66
#define TISCI_DEV_CMP_EVENT_INTROUTER0_INTR_CLK 0
67
68
#define TISCI_DEV_DBGSUSPENDROUTER0_INTR_CLK 0
69
70
#define TISCI_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK 0
71
72
#define TISCI_DEV_WKUP_MCU_GPIOMUX_INTROUTER0_INTR_CLK 0
73
74
#define TISCI_DEV_TIMESYNC_EVENT_ROUTER0_INTR_CLK 0
75
76
#define TISCI_DEV_CPSW0_CPPI_CLK_CLK 0
77
#define TISCI_DEV_CPSW0_CPTS_GENF0 1
78
#define TISCI_DEV_CPSW0_CPTS_GENF1 2
79
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK 3
80
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 4
81
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 5
82
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 6
83
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8
84
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9
85
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 10
86
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 11
87
#define TISCI_DEV_CPSW0_GMII1_MR_CLK 13
88
#define TISCI_DEV_CPSW0_GMII1_MT_CLK 14
89
#define TISCI_DEV_CPSW0_GMII2_MR_CLK 15
90
#define TISCI_DEV_CPSW0_GMII2_MT_CLK 16
91
#define TISCI_DEV_CPSW0_GMII_RFT_CLK 17
92
#define TISCI_DEV_CPSW0_MDIO_MDCLK_O 18
93
#define TISCI_DEV_CPSW0_RGMII1_RXC_I 19
94
#define TISCI_DEV_CPSW0_RGMII1_TXC_I 20
95
#define TISCI_DEV_CPSW0_RGMII1_TXC_O 21
96
#define TISCI_DEV_CPSW0_RGMII2_RXC_I 22
97
#define TISCI_DEV_CPSW0_RGMII2_TXC_I 23
98
#define TISCI_DEV_CPSW0_RGMII2_TXC_O 24
99
#define TISCI_DEV_CPSW0_RGMII_MHZ_250_CLK 25
100
#define TISCI_DEV_CPSW0_RGMII_MHZ_50_CLK 26
101
#define TISCI_DEV_CPSW0_RGMII_MHZ_5_CLK 27
102
#define TISCI_DEV_CPSW0_RMII1_MHZ_50_CLK 28
103
#define TISCI_DEV_CPSW0_RMII2_MHZ_50_CLK 29
104
105
#define TISCI_DEV_CPT2_AGGR1_VCLK_CLK 0
106
107
#define TISCI_DEV_CPT2_AGGR0_VCLK_CLK 0
108
109
#define TISCI_DEV_MCU_CPT2_AGGR0_VCLK_CLK 0
110
111
#define TISCI_DEV_CSI_RX_IF0_MAIN_CLK_CLK 0
112
#define TISCI_DEV_CSI_RX_IF0_PPI_RX_BYTE_CLK 2
113
#define TISCI_DEV_CSI_RX_IF0_VBUS_CLK_CLK 3
114
#define TISCI_DEV_CSI_RX_IF0_VP_CLK_CLK 4
115
116
#define TISCI_DEV_STM0_ATB_CLK 0
117
#define TISCI_DEV_STM0_CORE_CLK 1
118
#define TISCI_DEV_STM0_VBUSP_CLK 2
119
120
#define TISCI_DEV_DCC0_DCC_CLKSRC0_CLK 0
121
#define TISCI_DEV_DCC0_DCC_CLKSRC1_CLK 1
122
#define TISCI_DEV_DCC0_DCC_CLKSRC2_CLK 2
123
#define TISCI_DEV_DCC0_DCC_CLKSRC3_CLK 3
124
#define TISCI_DEV_DCC0_DCC_CLKSRC4_CLK 4
125
#define TISCI_DEV_DCC0_DCC_CLKSRC5_CLK 5
126
#define TISCI_DEV_DCC0_DCC_CLKSRC6_CLK 6
127
#define TISCI_DEV_DCC0_DCC_CLKSRC7_CLK 7
128
#define TISCI_DEV_DCC0_DCC_INPUT00_CLK 8
129
#define TISCI_DEV_DCC0_DCC_INPUT01_CLK 9
130
#define TISCI_DEV_DCC0_DCC_INPUT02_CLK 10
131
#define TISCI_DEV_DCC0_DCC_INPUT10_CLK 11
132
#define TISCI_DEV_DCC0_VBUS_CLK 12
133
134
#define TISCI_DEV_DCC1_DCC_CLKSRC0_CLK 0
135
#define TISCI_DEV_DCC1_DCC_CLKSRC1_CLK 1
136
#define TISCI_DEV_DCC1_DCC_CLKSRC2_CLK 2
137
#define TISCI_DEV_DCC1_DCC_CLKSRC3_CLK 3
138
#define TISCI_DEV_DCC1_DCC_CLKSRC4_CLK 4
139
#define TISCI_DEV_DCC1_DCC_CLKSRC5_CLK 5
140
#define TISCI_DEV_DCC1_DCC_CLKSRC6_CLK 6
141
#define TISCI_DEV_DCC1_DCC_CLKSRC7_CLK 7
142
#define TISCI_DEV_DCC1_DCC_INPUT00_CLK 8
143
#define TISCI_DEV_DCC1_DCC_INPUT01_CLK 9
144
#define TISCI_DEV_DCC1_DCC_INPUT02_CLK 10
145
#define TISCI_DEV_DCC1_DCC_INPUT10_CLK 11
146
#define TISCI_DEV_DCC1_VBUS_CLK 12
147
148
#define TISCI_DEV_DCC2_DCC_CLKSRC0_CLK 0
149
#define TISCI_DEV_DCC2_DCC_CLKSRC1_CLK 1
150
#define TISCI_DEV_DCC2_DCC_CLKSRC2_CLK 2
151
#define TISCI_DEV_DCC2_DCC_CLKSRC3_CLK 3
152
#define TISCI_DEV_DCC2_DCC_CLKSRC4_CLK 4
153
#define TISCI_DEV_DCC2_DCC_CLKSRC5_CLK 5
154
#define TISCI_DEV_DCC2_DCC_CLKSRC6_CLK 6
155
#define TISCI_DEV_DCC2_DCC_CLKSRC7_CLK 7
156
#define TISCI_DEV_DCC2_DCC_INPUT00_CLK 8
157
#define TISCI_DEV_DCC2_DCC_INPUT01_CLK 9
158
#define TISCI_DEV_DCC2_DCC_INPUT02_CLK 10
159
#define TISCI_DEV_DCC2_DCC_INPUT10_CLK 11
160
#define TISCI_DEV_DCC2_VBUS_CLK 12
161
162
#define TISCI_DEV_DCC3_DCC_CLKSRC0_CLK 0
163
#define TISCI_DEV_DCC3_DCC_CLKSRC1_CLK 1
164
#define TISCI_DEV_DCC3_DCC_CLKSRC2_CLK 2
165
#define TISCI_DEV_DCC3_DCC_CLKSRC3_CLK 3
166
#define TISCI_DEV_DCC3_DCC_CLKSRC4_CLK 4
167
#define TISCI_DEV_DCC3_DCC_CLKSRC5_CLK 5
168
#define TISCI_DEV_DCC3_DCC_CLKSRC6_CLK 6
169
#define TISCI_DEV_DCC3_DCC_CLKSRC7_CLK 7
170
#define TISCI_DEV_DCC3_DCC_INPUT00_CLK 8
171
#define TISCI_DEV_DCC3_DCC_INPUT01_CLK 9
172
#define TISCI_DEV_DCC3_DCC_INPUT02_CLK 10
173
#define TISCI_DEV_DCC3_DCC_INPUT10_CLK 11
174
#define TISCI_DEV_DCC3_VBUS_CLK 12
175
176
#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK 0
177
#define TISCI_DEV_DCC4_DCC_CLKSRC1_CLK 1
178
#define TISCI_DEV_DCC4_DCC_CLKSRC2_CLK 2
179
#define TISCI_DEV_DCC4_DCC_CLKSRC3_CLK 3
180
#define TISCI_DEV_DCC4_DCC_CLKSRC4_CLK 4
181
#define TISCI_DEV_DCC4_DCC_CLKSRC5_CLK 5
182
#define TISCI_DEV_DCC4_DCC_CLKSRC6_CLK 6
183
#define TISCI_DEV_DCC4_DCC_CLKSRC7_CLK 7
184
#define TISCI_DEV_DCC4_DCC_INPUT00_CLK 8
185
#define TISCI_DEV_DCC4_DCC_INPUT01_CLK 9
186
#define TISCI_DEV_DCC4_DCC_INPUT02_CLK 10
187
#define TISCI_DEV_DCC4_DCC_INPUT10_CLK 11
188
#define TISCI_DEV_DCC4_VBUS_CLK 12
189
190
#define TISCI_DEV_DCC5_DCC_CLKSRC0_CLK 0
191
#define TISCI_DEV_DCC5_DCC_CLKSRC2_CLK 2
192
#define TISCI_DEV_DCC5_DCC_CLKSRC3_CLK 3
193
#define TISCI_DEV_DCC5_DCC_CLKSRC4_CLK 4
194
#define TISCI_DEV_DCC5_DCC_CLKSRC5_CLK 5
195
#define TISCI_DEV_DCC5_DCC_CLKSRC6_CLK 6
196
#define TISCI_DEV_DCC5_DCC_CLKSRC7_CLK 7
197
#define TISCI_DEV_DCC5_DCC_INPUT00_CLK 8
198
#define TISCI_DEV_DCC5_DCC_INPUT01_CLK 9
199
#define TISCI_DEV_DCC5_DCC_INPUT02_CLK 10
200
#define TISCI_DEV_DCC5_DCC_INPUT10_CLK 11
201
#define TISCI_DEV_DCC5_VBUS_CLK 12
202
203
#define TISCI_DEV_DCC6_DCC_CLKSRC0_CLK 0
204
#define TISCI_DEV_DCC6_DCC_CLKSRC1_CLK 1
205
#define TISCI_DEV_DCC6_DCC_CLKSRC2_CLK 2
206
#define TISCI_DEV_DCC6_DCC_CLKSRC3_CLK 3
207
#define TISCI_DEV_DCC6_DCC_CLKSRC4_CLK 4
208
#define TISCI_DEV_DCC6_DCC_CLKSRC5_CLK 5
209
#define TISCI_DEV_DCC6_DCC_CLKSRC6_CLK 6
210
#define TISCI_DEV_DCC6_DCC_CLKSRC7_CLK 7
211
#define TISCI_DEV_DCC6_DCC_INPUT00_CLK 8
212
#define TISCI_DEV_DCC6_DCC_INPUT01_CLK 9
213
#define TISCI_DEV_DCC6_DCC_INPUT02_CLK 10
214
#define TISCI_DEV_DCC6_DCC_INPUT10_CLK 11
215
#define TISCI_DEV_DCC6_VBUS_CLK 12
216
217
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK 0
218
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK 1
219
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK 2
220
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK 3
221
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK 4
222
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC5_CLK 5
223
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK 6
224
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK 7
225
#define TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK 8
226
#define TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK 9
227
#define TISCI_DEV_MCU_DCC0_DCC_INPUT02_CLK 10
228
#define TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK 11
229
#define TISCI_DEV_MCU_DCC0_VBUS_CLK 12
230
231
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC0_CLK 0
232
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC1_CLK 1
233
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC5_CLK 5
234
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC6_CLK 6
235
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC7_CLK 7
236
#define TISCI_DEV_MCU_DCC1_DCC_INPUT00_CLK 8
237
#define TISCI_DEV_MCU_DCC1_DCC_INPUT01_CLK 9
238
#define TISCI_DEV_MCU_DCC1_DCC_INPUT02_CLK 10
239
#define TISCI_DEV_MCU_DCC1_DCC_INPUT10_CLK 11
240
#define TISCI_DEV_MCU_DCC1_VBUS_CLK 12
241
242
#define TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK 0
243
#define TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK 1
244
#define TISCI_DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK 2
245
#define TISCI_DEV_DEBUGSS_WRAP0_JTAG_TCK 20
246
#define TISCI_DEV_DEBUGSS_WRAP0_P1500_WRCK 21
247
#define TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK 22
248
249
#define TISCI_DEV_DMASS0_BCDMA_0_CLK 0
250
251
#define TISCI_DEV_DMASS0_CBASS_0_CLK 0
252
253
#define TISCI_DEV_DMASS0_INTAGGR_0_CLK 0
254
255
#define TISCI_DEV_DMASS0_IPCSS_0_CLK 0
256
257
#define TISCI_DEV_DMASS0_PKTDMA_0_CLK 0
258
259
#define TISCI_DEV_DMASS0_RINGACC_0_CLK 0
260
261
#define TISCI_DEV_DMASS1_BCDMA_0_CLK 0
262
263
#define TISCI_DEV_DMASS1_INTAGGR_0_CLK 0
264
265
#define TISCI_DEV_TIMER0_TIMER_HCLK_CLK 0
266
#define TISCI_DEV_TIMER0_TIMER_PWM 1
267
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK 2
268
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
269
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 4
270
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 5
271
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 6
272
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
273
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
274
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 10
275
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
276
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 12
277
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 13
278
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 14
279
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_5_HSDIVOUT1_CLK 15
280
281
#define TISCI_DEV_TIMER1_TIMER_HCLK_CLK 0
282
#define TISCI_DEV_TIMER1_TIMER_PWM 1
283
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK 2
284
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT1 3
285
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM 4
286
287
#define TISCI_DEV_TIMER2_TIMER_HCLK_CLK 0
288
#define TISCI_DEV_TIMER2_TIMER_PWM 1
289
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK 2
290
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
291
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 4
292
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 5
293
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 6
294
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
295
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
296
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 10
297
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
298
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 12
299
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 13
300
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 14
301
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_5_HSDIVOUT1_CLK 15
302
303
#define TISCI_DEV_TIMER3_TIMER_HCLK_CLK 0
304
#define TISCI_DEV_TIMER3_TIMER_PWM 1
305
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK 2
306
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT3 3
307
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM 4
308
309
#define TISCI_DEV_TIMER4_TIMER_HCLK_CLK 0
310
#define TISCI_DEV_TIMER4_TIMER_PWM 1
311
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK 2
312
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
313
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 4
314
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 5
315
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 6
316
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
317
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
318
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 10
319
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
320
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 12
321
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 13
322
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 14
323
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_5_HSDIVOUT1_CLK 15
324
325
#define TISCI_DEV_TIMER5_TIMER_HCLK_CLK 0
326
#define TISCI_DEV_TIMER5_TIMER_PWM 1
327
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK 2
328
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT5 3
329
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM 4
330
331
#define TISCI_DEV_TIMER6_TIMER_HCLK_CLK 0
332
#define TISCI_DEV_TIMER6_TIMER_PWM 1
333
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK 2
334
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
335
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 4
336
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 5
337
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 6
338
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
339
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
340
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 10
341
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
342
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 12
343
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 13
344
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 14
345
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_5_HSDIVOUT1_CLK 15
346
347
#define TISCI_DEV_TIMER7_TIMER_HCLK_CLK 0
348
#define TISCI_DEV_TIMER7_TIMER_PWM 1
349
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK 2
350
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT7 3
351
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM 4
352
353
#define TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK 0
354
#define TISCI_DEV_MCU_TIMER0_TIMER_PWM 1
355
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK 2
356
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
357
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2 4
358
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 5
359
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK 6
360
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
361
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 8
362
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 9
363
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 10
364
365
#define TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK 0
366
#define TISCI_DEV_MCU_TIMER1_TIMER_PWM 1
367
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK 2
368
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT1 3
369
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_0_TIMER_PWM 4
370
371
#define TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK 0
372
#define TISCI_DEV_MCU_TIMER2_TIMER_PWM 1
373
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK 2
374
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3
375
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2 4
376
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 5
377
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK 6
378
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
379
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 8
380
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 9
381
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 10
382
383
#define TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK 0
384
#define TISCI_DEV_MCU_TIMER3_TIMER_PWM 1
385
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK 2
386
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT3 3
387
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_2_TIMER_PWM 4
388
389
#define TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK 0
390
#define TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 1
391
#define TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 2
392
#define TISCI_DEV_WKUP_TIMER0_TIMER_PWM 3
393
#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK 4
394
#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
395
#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_WKUP_CLKSEL_OUT02 6
396
#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 7
397
#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK 8
398
#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 9
399
#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 10
400
#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 11
401
#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 12
402
403
#define TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK 0
404
#define TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 1
405
#define TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 2
406
#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK 4
407
#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_WKUP_TIMERCLKN_SEL_OUT1 5
408
#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_WKUP_0_TIMER_PWM 6
409
410
#define TISCI_DEV_ECAP0_VBUS_CLK 0
411
412
#define TISCI_DEV_ECAP1_VBUS_CLK 0
413
414
#define TISCI_DEV_ECAP2_VBUS_CLK 0
415
416
#define TISCI_DEV_ELM0_VBUSP_CLK 0
417
418
#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I 0
419
#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT 1
420
#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLK_OUT 2
421
#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O 3
422
#define TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK 5
423
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK 6
424
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 7
425
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 8
426
427
#define TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I 0
428
#define TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLKLB_OUT 1
429
#define TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLK_OUT 2
430
#define TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_O 3
431
#define TISCI_DEV_MMCSD2_EMMCSDSS_VBUS_CLK 5
432
#define TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK 6
433
#define TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 7
434
#define TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 8
435
436
#define TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I 0
437
#define TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLKLB_OUT 1
438
#define TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLK_OUT 2
439
#define TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_O 3
440
#define TISCI_DEV_MMCSD0_EMMCSDSS_VBUS_CLK 5
441
#define TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK 6
442
#define TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 7
443
#define TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 8
444
445
#define TISCI_DEV_EQEP0_VBUS_CLK 0
446
447
#define TISCI_DEV_EQEP1_VBUS_CLK 0
448
449
#define TISCI_DEV_EQEP2_VBUS_CLK 0
450
451
#define TISCI_DEV_ESM0_CLK 0
452
453
#define TISCI_DEV_WKUP_ESM0_CLK 0
454
455
#define TISCI_DEV_FSS0_FSAS_0_GCLK 0
456
457
#define TISCI_DEV_FSS0_OSPI_0_OSPI_DQS_CLK 0
458
#define TISCI_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK 1
459
#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK 2
460
#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT 3
461
#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT 4
462
#define TISCI_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK 5
463
#define TISCI_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK 6
464
#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK 7
465
#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 8
466
#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK 9
467
468
#define TISCI_DEV_GICSS0_VCLK_CLK 0
469
470
#define TISCI_DEV_GPIO0_MMR_CLK 0
471
472
#define TISCI_DEV_GPIO1_MMR_CLK 0
473
474
#define TISCI_DEV_MCU_GPIO0_MMR_CLK 0
475
#define TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4 1
476
#define TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT 2
477
#define TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 3
478
#define TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4
479
480
#define TISCI_DEV_GPMC0_FUNC_CLK 0
481
#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 1
482
#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 2
483
#define TISCI_DEV_GPMC0_PI_GPMC_RET_CLK 3
484
#define TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK 4
485
#define TISCI_DEV_GPMC0_VBUSM_CLK 5
486
487
#define TISCI_DEV_WKUP_GTC0_GTC_CLK 0
488
#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 1
489
#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 2
490
#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 3
491
#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 5
492
#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 6
493
#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2 7
494
#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 8
495
#define TISCI_DEV_WKUP_GTC0_VBUSP_CLK 9
496
#define TISCI_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 10
497
#define TISCI_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 11
498
499
#define TISCI_DEV_DDPA0_DDPA_CLK 0
500
501
#define TISCI_DEV_DSS0_DPI_0_IN_CLK 0
502
#define TISCI_DEV_DSS0_DPI_1_IN_CLK 2
503
#define TISCI_DEV_DSS0_DPI_1_IN_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK 3
504
#define TISCI_DEV_DSS0_DPI_1_IN_CLK_PARENT_BOARD_0_VOUT0_EXTPCLKIN_OUT 4
505
#define TISCI_DEV_DSS0_DPI_1_OUT_CLK 5
506
#define TISCI_DEV_DSS0_DSS_FUNC_CLK 6
507
508
#define TISCI_DEV_EPWM0_VBUSP_CLK 0
509
510
#define TISCI_DEV_EPWM1_VBUSP_CLK 0
511
512
#define TISCI_DEV_EPWM2_VBUSP_CLK 0
513
514
#define TISCI_DEV_JPGENC0_CORE_CLK 0
515
516
#define TISCI_DEV_LED0_VBUS_CLK 1
517
518
#define TISCI_DEV_PBIST0_CLK8_CLK 7
519
#define TISCI_DEV_PBIST0_TCLK_CLK 9
520
521
#define TISCI_DEV_WKUP_PBIST0_CLK8_CLK 7
522
523
#define TISCI_DEV_MCU_PBIST0_CLK8_CLK 7
524
525
#define TISCI_DEV_CODEC0_VPU_ACLK_CLK 0
526
#define TISCI_DEV_CODEC0_VPU_BCLK_CLK 1
527
#define TISCI_DEV_CODEC0_VPU_CCLK_CLK 2
528
#define TISCI_DEV_CODEC0_VPU_PCLK_CLK 3
529
530
#define TISCI_DEV_WKUP_VTM0_FIX_REF2_CLK 0
531
#define TISCI_DEV_WKUP_VTM0_FIX_REF_CLK 1
532
#define TISCI_DEV_WKUP_VTM0_VBUSP_CLK 2
533
#define TISCI_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 3
534
#define TISCI_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 4
535
536
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK 1
537
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2
538
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
539
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 4
540
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5
541
#define TISCI_DEV_MCAN0_MCANSS_HCLK_CLK 6
542
543
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK 1
544
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK 2
545
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
546
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4
547
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0 5
548
#define TISCI_DEV_MCU_MCAN0_MCANSS_HCLK_CLK 6
549
550
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK 1
551
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK 2
552
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3
553
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4
554
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0 5
555
#define TISCI_DEV_MCU_MCAN1_MCANSS_HCLK_CLK 6
556
557
#define TISCI_DEV_MCASP0_AUX_CLK 0
558
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 1
559
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 2
560
#define TISCI_DEV_MCASP0_MCASP_ACLKR_PIN 3
561
#define TISCI_DEV_MCASP0_MCASP_ACLKR_POUT 4
562
#define TISCI_DEV_MCASP0_MCASP_ACLKX_PIN 5
563
#define TISCI_DEV_MCASP0_MCASP_ACLKX_POUT 6
564
#define TISCI_DEV_MCASP0_MCASP_AFSR_POUT 7
565
#define TISCI_DEV_MCASP0_MCASP_AFSX_POUT 8
566
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN 9
567
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT 10
568
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 11
569
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 12
570
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 13
571
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_POUT 14
572
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN 15
573
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT 16
574
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 17
575
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 18
576
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 19
577
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_POUT 20
578
#define TISCI_DEV_MCASP0_VBUSP_CLK 21
579
580
#define TISCI_DEV_MCASP1_AUX_CLK 0
581
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 1
582
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 2
583
#define TISCI_DEV_MCASP1_MCASP_ACLKR_PIN 3
584
#define TISCI_DEV_MCASP1_MCASP_ACLKR_POUT 4
585
#define TISCI_DEV_MCASP1_MCASP_ACLKX_PIN 5
586
#define TISCI_DEV_MCASP1_MCASP_ACLKX_POUT 6
587
#define TISCI_DEV_MCASP1_MCASP_AFSR_POUT 7
588
#define TISCI_DEV_MCASP1_MCASP_AFSX_POUT 8
589
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN 9
590
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT 10
591
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 11
592
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 12
593
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 13
594
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_POUT 14
595
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN 15
596
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT 16
597
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 17
598
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 18
599
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 19
600
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_POUT 20
601
#define TISCI_DEV_MCASP1_VBUSP_CLK 21
602
603
#define TISCI_DEV_MCASP2_AUX_CLK 0
604
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 1
605
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 2
606
#define TISCI_DEV_MCASP2_MCASP_ACLKR_PIN 3
607
#define TISCI_DEV_MCASP2_MCASP_ACLKR_POUT 4
608
#define TISCI_DEV_MCASP2_MCASP_ACLKX_PIN 5
609
#define TISCI_DEV_MCASP2_MCASP_ACLKX_POUT 6
610
#define TISCI_DEV_MCASP2_MCASP_AFSR_POUT 7
611
#define TISCI_DEV_MCASP2_MCASP_AFSX_POUT 8
612
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN 9
613
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT 10
614
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 11
615
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 12
616
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 13
617
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_POUT 14
618
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN 15
619
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT 16
620
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 17
621
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 18
622
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 19
623
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_POUT 20
624
#define TISCI_DEV_MCASP2_VBUSP_CLK 21
625
626
#define TISCI_DEV_MCRC64_0_CLK 0
627
628
#define TISCI_DEV_MCU_MCRC64_0_CLK 0
629
630
#define TISCI_DEV_I2C0_CLK 0
631
#define TISCI_DEV_I2C0_PISCL 1
632
#define TISCI_DEV_I2C0_PISYS_CLK 2
633
#define TISCI_DEV_I2C0_PORSCL 3
634
635
#define TISCI_DEV_I2C1_CLK 0
636
#define TISCI_DEV_I2C1_PISCL 1
637
#define TISCI_DEV_I2C1_PISYS_CLK 2
638
#define TISCI_DEV_I2C1_PORSCL 3
639
640
#define TISCI_DEV_I2C2_CLK 0
641
#define TISCI_DEV_I2C2_PISCL 1
642
#define TISCI_DEV_I2C2_PISYS_CLK 2
643
#define TISCI_DEV_I2C2_PORSCL 3
644
645
#define TISCI_DEV_I2C3_CLK 0
646
#define TISCI_DEV_I2C3_PISCL 1
647
#define TISCI_DEV_I2C3_PISYS_CLK 2
648
#define TISCI_DEV_I2C3_PORSCL 3
649
650
#define TISCI_DEV_MCU_I2C0_CLK 0
651
#define TISCI_DEV_MCU_I2C0_PISCL 1
652
#define TISCI_DEV_MCU_I2C0_PISYS_CLK 2
653
#define TISCI_DEV_MCU_I2C0_PORSCL 3
654
655
#define TISCI_DEV_WKUP_I2C0_CLK 0
656
#define TISCI_DEV_WKUP_I2C0_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 1
657
#define TISCI_DEV_WKUP_I2C0_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 2
658
#define TISCI_DEV_WKUP_I2C0_PISYS_CLK 4
659
#define TISCI_DEV_WKUP_I2C0_PORSCL 5
660
661
#define TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK 0
662
#define TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT2_CLK 1
663
#define TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 2
664
#define TISCI_DEV_WKUP_R5FSS0_CORE0_INTERFACE_CLK 5
665
666
#define TISCI_DEV_MCU_R5FSS0_CORE0_CPU0_CLK 0
667
#define TISCI_DEV_MCU_R5FSS0_CORE0_INTERFACE0_CLK 1
668
669
#define TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK 0
670
#define TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_CLK_32K_RC_SEL_OUT0 1
671
#define TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 2
672
#define TISCI_DEV_WKUP_RTCSS0_JTAG_WRCK 4
673
#define TISCI_DEV_WKUP_RTCSS0_VCLK_CLK 6
674
#define TISCI_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 7
675
#define TISCI_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 8
676
677
#define TISCI_DEV_RTI4_RTI_CLK 0
678
#define TISCI_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
679
#define TISCI_DEV_RTI4_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2
680
#define TISCI_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3
681
#define TISCI_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4
682
#define TISCI_DEV_RTI4_VBUSP_CLK 5
683
684
#define TISCI_DEV_RTI0_RTI_CLK 0
685
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
686
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2
687
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3
688
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4
689
#define TISCI_DEV_RTI0_VBUSP_CLK 5
690
691
#define TISCI_DEV_RTI1_RTI_CLK 0
692
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
693
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2
694
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3
695
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4
696
#define TISCI_DEV_RTI1_VBUSP_CLK 5
697
698
#define TISCI_DEV_RTI2_RTI_CLK 0
699
#define TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
700
#define TISCI_DEV_RTI2_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2
701
#define TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3
702
#define TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4
703
#define TISCI_DEV_RTI2_VBUSP_CLK 5
704
705
#define TISCI_DEV_RTI3_RTI_CLK 0
706
#define TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
707
#define TISCI_DEV_RTI3_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2
708
#define TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3
709
#define TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4
710
#define TISCI_DEV_RTI3_VBUSP_CLK 5
711
712
#define TISCI_DEV_MCU_RTI0_RTI_CLK 0
713
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
714
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2
715
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3
716
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4
717
#define TISCI_DEV_MCU_RTI0_VBUSP_CLK 5
718
719
#define TISCI_DEV_WKUP_RTI0_RTI_CLK 0
720
#define TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
721
#define TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2
722
#define TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3
723
#define TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4
724
#define TISCI_DEV_WKUP_RTI0_VBUSP_CLK 5
725
#define TISCI_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 6
726
#define TISCI_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 7
727
728
#define TISCI_DEV_WKUP_DEEPSLEEP_SOURCES0_CLK_12M_RC_CLK 0
729
730
#define TISCI_DEV_A53SS0_CORE_0_A53_CORE0_ARM_CLK_CLK 0
731
732
#define TISCI_DEV_A53SS0_CORE_1_A53_CORE1_ARM_CLK_CLK 0
733
734
#define TISCI_DEV_A53SS0_CORE_2_A53_CORE2_ARM_CLK_CLK 0
735
736
#define TISCI_DEV_A53SS0_CORE_3_A53_CORE3_ARM_CLK_CLK 0
737
738
#define TISCI_DEV_A53SS0_A53_DIVH_CLK4_OBSCLK_OUT_CLK 2
739
#define TISCI_DEV_A53SS0_COREPAC_ARM_CLK_CLK 3
740
#define TISCI_DEV_A53SS0_PLL_CTRL_CLK 5
741
742
#define TISCI_DEV_A53_RS_BW_LIMITER0_CLK_CLK 0
743
744
#define TISCI_DEV_A53_WS_BW_LIMITER1_CLK_CLK 0
745
746
#define TISCI_DEV_C7XV_RSWS_BS_LIMITER6_CLK_CLK 0
747
748
#define TISCI_DEV_C7X256V0_C7XV_CORE_0_C7XV_CLK 0
749
750
#define TISCI_DEV_C7X256V0_CORE0_DIVH_CLK2_SOC_GCLK 0
751
#define TISCI_DEV_C7X256V0_CORE0_DIVH_CLK4_GCLK 1
752
#define TISCI_DEV_C7X256V0_CORE0_DIVH_CLK4_SOC_GCLK 2
753
#define TISCI_DEV_C7X256V0_CORE0_DIVP_CLK1_GCLK 3
754
#define TISCI_DEV_C7X256V0_CORE0_DIVP_CLK1_SOC_GCLK 4
755
756
#define TISCI_DEV_C7X256V0_CLK_C7XV_CLK 0
757
#define TISCI_DEV_C7X256V0_CLK_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK 1
758
#define TISCI_DEV_C7X256V0_CLK_DIVH_CLK2_SOC_GCLK 2
759
#define TISCI_DEV_C7X256V0_CLK_DIVH_CLK4_GCLK 3
760
#define TISCI_DEV_C7X256V0_CLK_DIVH_CLK4_SOC_GCLK 4
761
#define TISCI_DEV_C7X256V0_CLK_DIVP_CLK1_GCLK 5
762
#define TISCI_DEV_C7X256V0_CLK_DIVP_CLK1_SOC_GCLK 6
763
#define TISCI_DEV_C7X256V0_CLK_PLL_CTRL_CLK 7
764
765
#define TISCI_DEV_DDR32SS0_DDR_PLL_DIVH_CLK4_OBSCLK_OUT_CLK 0
766
#define TISCI_DEV_DDR32SS0_DDRSS_DDR_PLL_CLK 1
767
#define TISCI_DEV_DDR32SS0_DDRSS_TCK 2
768
#define TISCI_DEV_DDR32SS0_PLL_CTRL_CLK 3
769
770
#define TISCI_DEV_DEBUGSS0_CFG_CLK 0
771
#define TISCI_DEV_DEBUGSS0_DBG_CLK 1
772
#define TISCI_DEV_DEBUGSS0_SYS_CLK 2
773
774
#define TISCI_DEV_JPGENC_RS_BW_LIMITER4_CLK_CLK 0
775
776
#define TISCI_DEV_JPGENC_WS_BW_LIMITER5_CLK_CLK 0
777
778
#define TISCI_DEV_PSC0_FW_0_CLK 0
779
780
#define TISCI_DEV_PSC0_CLK 0
781
#define TISCI_DEV_PSC0_SLOW_CLK 1
782
783
#define TISCI_DEV_MCU_MCU_16FF0_PLL_CTRL_MCU_CLK24_CLK 3
784
785
#define TISCI_DEV_WKUP_PSC0_CLK 0
786
#define TISCI_DEV_WKUP_PSC0_SLOW_CLK 1
787
788
#define TISCI_DEV_VPAC_RSWS_BW_LIMITER8_CLK_CLK 0
789
790
#define TISCI_DEV_VPAC_RSWS_BW_LIMITER7_CLK_CLK 0
791
792
#define TISCI_DEV_VPAC0_PLL_CTRL_CLK 1
793
#define TISCI_DEV_VPAC0_VPAC_PLL_CFG_CLK 3
794
#define TISCI_DEV_VPAC0_VPAC_PLL_CLK 4
795
796
#define TISCI_DEV_PBIST3_CLK8_CLK 1
797
798
#define TISCI_DEV_CODEC_RS_BW_LIMITER2_CLK_CLK 0
799
800
#define TISCI_DEV_CODEC_WS_BW_LIMITER3_CLK_CLK 0
801
802
#define TISCI_DEV_HSM0_DAP_CLK 0
803
804
#define TISCI_DEV_MCSPI0_CLKSPIREF_CLK 0
805
#define TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK 2
806
#define TISCI_DEV_MCSPI0_VBUSP_CLK 3
807
#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK 4
808
#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT 5
809
#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK 6
810
811
#define TISCI_DEV_MCSPI1_CLKSPIREF_CLK 0
812
#define TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK 2
813
#define TISCI_DEV_MCSPI1_VBUSP_CLK 3
814
#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK 4
815
#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT 5
816
#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK 6
817
818
#define TISCI_DEV_MCSPI2_CLKSPIREF_CLK 0
819
#define TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK 2
820
#define TISCI_DEV_MCSPI2_VBUSP_CLK 3
821
#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK 4
822
#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT 5
823
#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK 6
824
825
#define TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK 0
826
#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK 2
827
#define TISCI_DEV_MCU_MCSPI0_VBUSP_CLK 3
828
#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK 4
829
#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT 5
830
#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK 6
831
832
#define TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK 0
833
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK 2
834
#define TISCI_DEV_MCU_MCSPI1_VBUSP_CLK 3
835
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK 4
836
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT 5
837
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK 6
838
839
#define TISCI_DEV_SPINLOCK0_VCLK_CLK 0
840
841
#define TISCI_DEV_UART0_FCLK_CLK 0
842
#define TISCI_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0 1
843
#define TISCI_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
844
#define TISCI_DEV_UART0_VBUSP_CLK 5
845
846
#define TISCI_DEV_UART1_FCLK_CLK 0
847
#define TISCI_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1 1
848
#define TISCI_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
849
#define TISCI_DEV_UART1_VBUSP_CLK 5
850
851
#define TISCI_DEV_UART2_FCLK_CLK 0
852
#define TISCI_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2 1
853
#define TISCI_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
854
#define TISCI_DEV_UART2_VBUSP_CLK 5
855
856
#define TISCI_DEV_UART3_FCLK_CLK 0
857
#define TISCI_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3 1
858
#define TISCI_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
859
#define TISCI_DEV_UART3_VBUSP_CLK 5
860
861
#define TISCI_DEV_UART4_FCLK_CLK 0
862
#define TISCI_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4 1
863
#define TISCI_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
864
#define TISCI_DEV_UART4_VBUSP_CLK 5
865
866
#define TISCI_DEV_UART5_FCLK_CLK 0
867
#define TISCI_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5 1
868
#define TISCI_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
869
#define TISCI_DEV_UART5_VBUSP_CLK 5
870
871
#define TISCI_DEV_UART6_FCLK_CLK 0
872
#define TISCI_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6 1
873
#define TISCI_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2
874
#define TISCI_DEV_UART6_VBUSP_CLK 5
875
876
#define TISCI_DEV_MCU_UART0_FCLK_CLK 0
877
#define TISCI_DEV_MCU_UART0_VBUSP_CLK 3
878
879
#define TISCI_DEV_WKUP_UART0_FCLK_CLK 0
880
#define TISCI_DEV_WKUP_UART0_VBUSP_CLK 3
881
#define TISCI_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 4
882
#define TISCI_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 5
883
884
#define TISCI_DEV_USB0_BUS_CLK 0
885
#define TISCI_DEV_USB0_CFG_CLK 1
886
#define TISCI_DEV_USB0_USB2_APB_PCLK_CLK 2
887
#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK 3
888
#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4
889
#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK 5
890
#define TISCI_DEV_USB0_USB2_TAP_TCK 10
891
892
#define TISCI_DEV_USB1_BUS_CLK 0
893
#define TISCI_DEV_USB1_CFG_CLK 1
894
#define TISCI_DEV_USB1_USB2_APB_PCLK_CLK 2
895
#define TISCI_DEV_USB1_USB2_REFCLOCK_CLK 3
896
#define TISCI_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4
897
#define TISCI_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK 5
898
#define TISCI_DEV_USB1_USB2_TAP_TCK 10
899
900
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN 0
901
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT 1
902
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT 2
903
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT 3
904
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT 4
905
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT 5
906
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT 6
907
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 7
908
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 8
909
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT 9
910
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN 10
911
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT 11
912
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT 12
913
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT 13
914
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT 14
915
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT 15
916
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT 16
917
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 17
918
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 18
919
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT 19
920
#define TISCI_DEV_BOARD0_CLKOUT0_IN 20
921
#define TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK5 21
922
#define TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK10 22
923
#define TISCI_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT 23
924
#define TISCI_DEV_BOARD0_DDR0_CK0_IN 24
925
#define TISCI_DEV_BOARD0_DDR0_CK0_N_IN 25
926
#define TISCI_DEV_BOARD0_DDR0_CK0_OUT 27
927
#define TISCI_DEV_BOARD0_EXT_REFCLK1_OUT 33
928
#define TISCI_DEV_BOARD0_GPMC0_CLKLB_IN 34
929
#define TISCI_DEV_BOARD0_GPMC0_CLKLB_OUT 35
930
#define TISCI_DEV_BOARD0_GPMC0_CLK_IN 36
931
#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN 37
932
#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 38
933
#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 39
934
#define TISCI_DEV_BOARD0_I2C0_SCL_IN 40
935
#define TISCI_DEV_BOARD0_I2C0_SCL_OUT 41
936
#define TISCI_DEV_BOARD0_I2C1_SCL_IN 42
937
#define TISCI_DEV_BOARD0_I2C1_SCL_OUT 43
938
#define TISCI_DEV_BOARD0_I2C2_SCL_IN 44
939
#define TISCI_DEV_BOARD0_I2C2_SCL_OUT 45
940
#define TISCI_DEV_BOARD0_I2C3_SCL_IN 46
941
#define TISCI_DEV_BOARD0_I2C3_SCL_OUT 47
942
#define TISCI_DEV_BOARD0_MCASP0_ACLKR_IN 49
943
#define TISCI_DEV_BOARD0_MCASP0_ACLKR_OUT 50
944
#define TISCI_DEV_BOARD0_MCASP0_ACLKX_IN 51
945
#define TISCI_DEV_BOARD0_MCASP0_ACLKX_OUT 52
946
#define TISCI_DEV_BOARD0_MCASP0_AFSR_IN 53
947
#define TISCI_DEV_BOARD0_MCASP0_AFSX_IN 54
948
#define TISCI_DEV_BOARD0_MCASP1_ACLKR_IN 55
949
#define TISCI_DEV_BOARD0_MCASP1_ACLKR_OUT 56
950
#define TISCI_DEV_BOARD0_MCASP1_ACLKX_IN 57
951
#define TISCI_DEV_BOARD0_MCASP1_ACLKX_OUT 58
952
#define TISCI_DEV_BOARD0_MCASP1_AFSR_IN 59
953
#define TISCI_DEV_BOARD0_MCASP1_AFSX_IN 60
954
#define TISCI_DEV_BOARD0_MCASP2_ACLKR_IN 61
955
#define TISCI_DEV_BOARD0_MCASP2_ACLKR_OUT 62
956
#define TISCI_DEV_BOARD0_MCASP2_ACLKX_IN 63
957
#define TISCI_DEV_BOARD0_MCASP2_ACLKX_OUT 64
958
#define TISCI_DEV_BOARD0_MCASP2_AFSR_IN 65
959
#define TISCI_DEV_BOARD0_MCASP2_AFSX_IN 66
960
#define TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT 67
961
#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT 69
962
#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN 70
963
#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0 71
964
#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 72
965
#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN 73
966
#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_OUT 74
967
#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN 75
968
#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_OUT 76
969
#define TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN 77
970
#define TISCI_DEV_BOARD0_MCU_TIMER_IO0_IN 78
971
#define TISCI_DEV_BOARD0_MCU_TIMER_IO1_IN 79
972
#define TISCI_DEV_BOARD0_MCU_TIMER_IO2_IN 80
973
#define TISCI_DEV_BOARD0_MCU_TIMER_IO3_IN 81
974
#define TISCI_DEV_BOARD0_MDIO0_MDC_IN 82
975
#define TISCI_DEV_BOARD0_MMC0_CLKLB_IN 83
976
#define TISCI_DEV_BOARD0_MMC0_CLKLB_OUT 84
977
#define TISCI_DEV_BOARD0_MMC0_CLK_IN 85
978
#define TISCI_DEV_BOARD0_MMC0_CLK_OUT 86
979
#define TISCI_DEV_BOARD0_MMC1_CLKLB_IN 87
980
#define TISCI_DEV_BOARD0_MMC1_CLKLB_OUT 88
981
#define TISCI_DEV_BOARD0_MMC1_CLK_IN 89
982
#define TISCI_DEV_BOARD0_MMC1_CLK_OUT 90
983
#define TISCI_DEV_BOARD0_MMC2_CLKLB_IN 91
984
#define TISCI_DEV_BOARD0_MMC2_CLKLB_OUT 92
985
#define TISCI_DEV_BOARD0_MMC2_CLK_IN 93
986
#define TISCI_DEV_BOARD0_MMC2_CLK_OUT 94
987
#define TISCI_DEV_BOARD0_OBSCLK0_IN 95
988
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_MAIN_OBSCLK_DIV_OUT0 96
989
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 97
990
#define TISCI_DEV_BOARD0_OBSCLK1_IN 128
991
#define TISCI_DEV_BOARD0_OSPI0_DQS_OUT 129
992
#define TISCI_DEV_BOARD0_OSPI0_LBCLKO_IN 130
993
#define TISCI_DEV_BOARD0_OSPI0_LBCLKO_OUT 131
994
#define TISCI_DEV_BOARD0_RGMII1_RXC_OUT 132
995
#define TISCI_DEV_BOARD0_RGMII1_TXC_IN 133
996
#define TISCI_DEV_BOARD0_RGMII1_TXC_OUT 134
997
#define TISCI_DEV_BOARD0_RGMII2_RXC_OUT 135
998
#define TISCI_DEV_BOARD0_RGMII2_TXC_IN 136
999
#define TISCI_DEV_BOARD0_RGMII2_TXC_OUT 137
1000
#define TISCI_DEV_BOARD0_RMII1_REF_CLK_OUT 138
1001
#define TISCI_DEV_BOARD0_RMII2_REF_CLK_OUT 139
1002
#define TISCI_DEV_BOARD0_SPI0_CLK_IN 140
1003
#define TISCI_DEV_BOARD0_SPI0_CLK_OUT 141
1004
#define TISCI_DEV_BOARD0_SPI1_CLK_IN 142
1005
#define TISCI_DEV_BOARD0_SPI1_CLK_OUT 143
1006
#define TISCI_DEV_BOARD0_SPI2_CLK_IN 144
1007
#define TISCI_DEV_BOARD0_SPI2_CLK_OUT 145
1008
#define TISCI_DEV_BOARD0_SYSCLKOUT0_IN 146
1009
#define TISCI_DEV_BOARD0_TCK_OUT 147
1010
#define TISCI_DEV_BOARD0_TIMER_IO0_IN 148
1011
#define TISCI_DEV_BOARD0_TIMER_IO1_IN 149
1012
#define TISCI_DEV_BOARD0_TIMER_IO2_IN 150
1013
#define TISCI_DEV_BOARD0_TIMER_IO3_IN 151
1014
#define TISCI_DEV_BOARD0_TIMER_IO4_IN 152
1015
#define TISCI_DEV_BOARD0_TIMER_IO5_IN 153
1016
#define TISCI_DEV_BOARD0_TIMER_IO6_IN 154
1017
#define TISCI_DEV_BOARD0_TIMER_IO7_IN 155
1018
#define TISCI_DEV_BOARD0_TRC_CLK_IN 156
1019
#define TISCI_DEV_BOARD0_VOUT0_EXTPCLKIN_OUT 157
1020
#define TISCI_DEV_BOARD0_VOUT0_PCLK_IN 158
1021
#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN 159
1022
#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_WKUP_CLKOUT_SEL_OUT0 160
1023
#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 161
1024
#define TISCI_DEV_BOARD0_CSI0_RXCLKP_OUT 162
1025
#define TISCI_DEV_BOARD0_CSI0_RXCLKN_OUT 163
1026
1027
#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK 0
1028
#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 1
1029
#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT8 2
1030
#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3_DUP0 3
1031
#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT 4
1032
1033
#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK 0
1034
#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT 1
1035
#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 2
1036
#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 3
1037
#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK 4
1038
#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0 5
1039
#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 6
1040
#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 7
1041
1042
#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK 0
1043
#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 1
1044
#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 2
1045
#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK 3
1046
#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK_DUP0 4
1047
#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 5
1048
#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6
1049
#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT8 7
1050
#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 8
1051
#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0 9
1052
1053
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK 0
1054
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 1
1055
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 2
1056
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 3
1057
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 4
1058
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 5
1059
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 6
1060
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK 7
1061
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 8
1062
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0 9
1063
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_5_HSDIVOUT0_CLK 10
1064
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM62A_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK 11
1065
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 12
1066
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM62A_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK 13
1067
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM62A_DDR_WRAP_MAIN_0_DDR_PLL_DIVH_CLK4_OBSCLK_OUT_CLK 14
1068
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 15
1069
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT8 16
1070
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0 17
1071
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 18
1072
#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 19
1073
1074
1075
1076
#ifdef __cplusplus
1077
}
1078
#endif
1079
1080
#endif
/* SOC_AM62DX_CLOCKS_H */
1081
source
drivers
sciclient
include
tisci
am62dx
tisci_clocks.h
generated by
1.8.20