|
AM62Ax MCU+ SDK
09.02.00
|
|
Go to the documentation of this file.
43 #ifndef SDL_PBIST_PRIV_H_
44 #define SDL_PBIST_PRIV_H_
53 #define PBIST_MAX_NUM_RUNS 2
55 #define PBIST_NOT_DONE (0U)
56 #define PBIST_DONE (1U)
58 #define SDL_PBIST_INTERRUPT_INVALID (0xFFFFFFFFU)
void SDL_PBIST_checkDone(SDL_pbistInstInfo *pInfo)
Definition: sdlr_pbist.h:53
volatile uint32_t doneFlag
Definition: sdl_pbist_priv.h:69
SDL_ESM_Inst
Definition: sdl_esm_soc.h:59
This file contains the SDL ESM API's.
SDL_PBIST_inst
PBIST instance.
Definition: sdl_soc_pbist.h:61
SDL_ESM_Inst esmInst
Definition: sdl_pbist_priv.h:67
SDL_PBIST_configNeg PBISTNegConfigRun
Definition: sdl_pbist_priv.h:70
This file contains the SDL PBIST API's.
This structure contains the different configuration used for PBIST.
Definition: sdl_ip_pbist.h:72
SDL_pbistRegs * pPBISTRegs
Definition: sdl_pbist_priv.h:63
void SDL_PBIST_eventHandler(uint32_t coreIndex)
Definition: sdl_pbist_priv.h:61
uint32_t esmEventNumber
Definition: sdl_pbist_priv.h:68
uint32_t interruptNumber
Definition: sdl_pbist_priv.h:66
uint64_t PBISTRegsHiAddress
Definition: sdl_pbist_priv.h:62
#define PBIST_MAX_NUM_RUNS
Definition: sdl_pbist_priv.h:53
This structure contains the different configuration used for PBIST for the failure insertion test to ...
Definition: sdl_ip_pbist.h:103
SDL_pbistInstInfo * SDL_PBIST_getInstInfo(SDL_PBIST_inst instance)
uint32_t numPBISTRuns
Definition: sdl_pbist_priv.h:64