![Logo](ti_logo.svg) |
AM273x MCU+ SDK
08.05.00
|
|
Go to the documentation of this file.
86 volatile uint8_t Resv_256[128];
97 volatile uint8_t Resv_304[8];
98 volatile uint32_t
CA0;
99 volatile uint32_t
CA1;
106 volatile uint32_t
I0;
107 volatile uint32_t
I1;
108 volatile uint32_t
I2;
109 volatile uint32_t
I3;
120 volatile uint8_t Resv_400[4];
125 volatile uint8_t Resv_432[4];
132 #if defined(IP_VERSION_PBIST_V0)
133 volatile uint32_t RINFOL;
134 volatile uint32_t RINFOU;
143 #define SDL_PBIST_RF0L (0x00000000U)
144 #define SDL_PBIST_RF1L (0x00000004U)
145 #define SDL_PBIST_RF2L (0x00000008U)
146 #define SDL_PBIST_RF3L (0x0000000CU)
147 #define SDL_PBIST_RF4L (0x00000010U)
148 #define SDL_PBIST_RF5L (0x00000014U)
149 #define SDL_PBIST_RF6L (0x00000018U)
150 #define SDL_PBIST_RF7L (0x0000001CU)
151 #define SDL_PBIST_RF8L (0x00000020U)
152 #define SDL_PBIST_RF9L (0x00000024U)
153 #define SDL_PBIST_RF10L (0x00000028U)
154 #define SDL_PBIST_RF11L (0x0000002CU)
155 #define SDL_PBIST_RF12L (0x00000030U)
156 #define SDL_PBIST_RF13L (0x00000034U)
157 #define SDL_PBIST_RF14L (0x00000038U)
158 #define SDL_PBIST_RF15L (0x0000003CU)
159 #define SDL_PBIST_RF0U (0x00000040U)
160 #define SDL_PBIST_RF1U (0x00000044U)
161 #define SDL_PBIST_RF2U (0x00000048U)
162 #define SDL_PBIST_RF3U (0x0000004CU)
163 #define SDL_PBIST_RF4U (0x00000050U)
164 #define SDL_PBIST_RF5U (0x00000054U)
165 #define SDL_PBIST_RF6U (0x00000058U)
166 #define SDL_PBIST_RF7U (0x0000005CU)
167 #define SDL_PBIST_RF8U (0x00000060U)
168 #define SDL_PBIST_RF9U (0x00000064U)
169 #define SDL_PBIST_RF10U (0x00000068U)
170 #define SDL_PBIST_RF11U (0x0000006CU)
171 #define SDL_PBIST_RF12U (0x00000070U)
172 #define SDL_PBIST_RF13U (0x00000074U)
173 #define SDL_PBIST_RF14U (0x00000078U)
174 #define SDL_PBIST_RF15U (0x0000007CU)
175 #define SDL_PBIST_A0 (0x00000100U)
176 #define SDL_PBIST_A1 (0x00000104U)
177 #define SDL_PBIST_A2 (0x00000108U)
178 #define SDL_PBIST_A3 (0x0000010CU)
179 #define SDL_PBIST_L0 (0x00000110U)
180 #define SDL_PBIST_L1 (0x00000114U)
181 #define SDL_PBIST_L2 (0x00000118U)
182 #define SDL_PBIST_L3 (0x0000011CU)
183 #define SDL_PBIST_D (0x00000120U)
184 #define SDL_PBIST_E (0x00000124U)
185 #define SDL_PBIST_CA0 (0x00000130U)
186 #define SDL_PBIST_CA1 (0x00000134U)
187 #define SDL_PBIST_CA2 (0x00000138U)
188 #define SDL_PBIST_CA3 (0x0000013CU)
189 #define SDL_PBIST_CL0 (0x00000140U)
190 #define SDL_PBIST_CL1 (0x00000144U)
191 #define SDL_PBIST_CL2 (0x00000148U)
192 #define SDL_PBIST_CL3 (0x0000014CU)
193 #define SDL_PBIST_I0 (0x00000150U)
194 #define SDL_PBIST_I1 (0x00000154U)
195 #define SDL_PBIST_I2 (0x00000158U)
196 #define SDL_PBIST_I3 (0x0000015CU)
197 #define SDL_PBIST_RAMT (0x00000160U)
198 #define SDL_PBIST_DLR (0x00000164U)
199 #define SDL_PBIST_CMS (0x00000168U)
200 #define SDL_PBIST_STR (0x0000016CU)
201 #define SDL_PBIST_SCR (0x00000170U)
202 #define SDL_PBIST_CSR (0x00000178U)
203 #define SDL_PBIST_FDLY (0x0000017CU)
204 #define SDL_PBIST_PACT (0x00000180U)
205 #define SDL_PBIST_PID (0x00000184U)
206 #define SDL_PBIST_OVER (0x00000188U)
207 #define SDL_PBIST_FSRF (0x00000190U)
208 #define SDL_PBIST_FSRC (0x00000198U)
209 #define SDL_PBIST_FSRA (0x000001A0U)
210 #define SDL_PBIST_FSRDL0 (0x000001A8U)
211 #define SDL_PBIST_FSRDL1 (0x000001B0U)
212 #define SDL_PBIST_MARGIN_MODE (0x000001B4U)
213 #define SDL_PBIST_WRENZ (0x000001B8U)
214 #define SDL_PBIST_PAGE_PGS (0x000001BCU)
215 #define SDL_PBIST_ROM (0x000001C0U)
216 #define SDL_PBIST_ALGO (0x000001C4U)
217 #define SDL_PBIST_RINFO (0x000001C8U)
226 #define SDL_PBIST_RF0L_RF0L_MASK (0xFFFFFFFFU)
227 #define SDL_PBIST_RF0L_RF0L_SHIFT (0x00000000U)
228 #define SDL_PBIST_RF0L_RF0L_MAX (0xFFFFFFFFU)
232 #define SDL_PBIST_RF1L_RF1L_MASK (0xFFFFFFFFU)
233 #define SDL_PBIST_RF1L_RF1L_SHIFT (0x00000000U)
234 #define SDL_PBIST_RF1L_RF1L_MAX (0xFFFFFFFFU)
238 #define SDL_PBIST_RF2L_RF2L_MASK (0xFFFFFFFFU)
239 #define SDL_PBIST_RF2L_RF2L_SHIFT (0x00000000U)
240 #define SDL_PBIST_RF2L_RF2L_MAX (0xFFFFFFFFU)
244 #define SDL_PBIST_RF3L_RF3L_MASK (0xFFFFFFFFU)
245 #define SDL_PBIST_RF3L_RF3L_SHIFT (0x00000000U)
246 #define SDL_PBIST_RF3L_RF3L_MAX (0xFFFFFFFFU)
250 #define SDL_PBIST_RF4L_RF4L_MASK (0xFFFFFFFFU)
251 #define SDL_PBIST_RF4L_RF4L_SHIFT (0x00000000U)
252 #define SDL_PBIST_RF4L_RF4L_MAX (0xFFFFFFFFU)
256 #define SDL_PBIST_RF5L_RF5L_MASK (0xFFFFFFFFU)
257 #define SDL_PBIST_RF5L_RF5L_SHIFT (0x00000000U)
258 #define SDL_PBIST_RF5L_RF5L_MAX (0xFFFFFFFFU)
262 #define SDL_PBIST_RF6L_RF6L_MASK (0xFFFFFFFFU)
263 #define SDL_PBIST_RF6L_RF6L_SHIFT (0x00000000U)
264 #define SDL_PBIST_RF6L_RF6L_MAX (0xFFFFFFFFU)
268 #define SDL_PBIST_RF7L_RF7L_MASK (0xFFFFFFFFU)
269 #define SDL_PBIST_RF7L_RF7L_SHIFT (0x00000000U)
270 #define SDL_PBIST_RF7L_RF7L_MAX (0xFFFFFFFFU)
274 #define SDL_PBIST_RF8L_RF8L_MASK (0xFFFFFFFFU)
275 #define SDL_PBIST_RF8L_RF8L_SHIFT (0x00000000U)
276 #define SDL_PBIST_RF8L_RF8L_MAX (0xFFFFFFFFU)
280 #define SDL_PBIST_RF9L_RF9L_MASK (0xFFFFFFFFU)
281 #define SDL_PBIST_RF9L_RF9L_SHIFT (0x00000000U)
282 #define SDL_PBIST_RF9L_RF9L_MAX (0xFFFFFFFFU)
286 #define SDL_PBIST_RF10L_RF10L_MASK (0xFFFFFFFFU)
287 #define SDL_PBIST_RF10L_RF10L_SHIFT (0x00000000U)
288 #define SDL_PBIST_RF10L_RF10L_MAX (0xFFFFFFFFU)
292 #define SDL_PBIST_RF11L_RF11L_MASK (0xFFFFFFFFU)
293 #define SDL_PBIST_RF11L_RF11L_SHIFT (0x00000000U)
294 #define SDL_PBIST_RF11L_RF11L_MAX (0xFFFFFFFFU)
298 #define SDL_PBIST_RF12L_RF12L_MASK (0xFFFFFFFFU)
299 #define SDL_PBIST_RF12L_RF12L_SHIFT (0x00000000U)
300 #define SDL_PBIST_RF12L_RF12L_MAX (0xFFFFFFFFU)
304 #define SDL_PBIST_RF13L_RF13L_MASK (0xFFFFFFFFU)
305 #define SDL_PBIST_RF13L_RF13L_SHIFT (0x00000000U)
306 #define SDL_PBIST_RF13L_RF13L_MAX (0xFFFFFFFFU)
310 #define SDL_PBIST_RF14L_RF14L_MASK (0xFFFFFFFFU)
311 #define SDL_PBIST_RF14L_RF14L_SHIFT (0x00000000U)
312 #define SDL_PBIST_RF14L_RF14L_MAX (0xFFFFFFFFU)
316 #define SDL_PBIST_RF15L_RF15L_MASK (0xFFFFFFFFU)
317 #define SDL_PBIST_RF15L_RF15L_SHIFT (0x00000000U)
318 #define SDL_PBIST_RF15L_RF15L_MAX (0xFFFFFFFFU)
322 #define SDL_PBIST_RF0U_RF0U_MASK (0xFFFFFFFFU)
323 #define SDL_PBIST_RF0U_RF0U_SHIFT (0x00000000U)
324 #define SDL_PBIST_RF0U_RF0U_MAX (0xFFFFFFFFU)
328 #define SDL_PBIST_RF1U_RF1U_MASK (0xFFFFFFFFU)
329 #define SDL_PBIST_RF1U_RF1U_SHIFT (0x00000000U)
330 #define SDL_PBIST_RF1U_RF1U_MAX (0xFFFFFFFFU)
334 #define SDL_PBIST_RF2U_RF2U_MASK (0xFFFFFFFFU)
335 #define SDL_PBIST_RF2U_RF2U_SHIFT (0x00000000U)
336 #define SDL_PBIST_RF2U_RF2U_MAX (0xFFFFFFFFU)
340 #define SDL_PBIST_RF3U_RF3U_MASK (0xFFFFFFFFU)
341 #define SDL_PBIST_RF3U_RF3U_SHIFT (0x00000000U)
342 #define SDL_PBIST_RF3U_RF3U_MAX (0xFFFFFFFFU)
346 #define SDL_PBIST_RF4U_RF4U_MASK (0xFFFFFFFFU)
347 #define SDL_PBIST_RF4U_RF4U_SHIFT (0x00000000U)
348 #define SDL_PBIST_RF4U_RF4U_MAX (0xFFFFFFFFU)
352 #define SDL_PBIST_RF5U_RF5U_MASK (0xFFFFFFFFU)
353 #define SDL_PBIST_RF5U_RF5U_SHIFT (0x00000000U)
354 #define SDL_PBIST_RF5U_RF5U_MAX (0xFFFFFFFFU)
358 #define SDL_PBIST_RF6U_RF6U_MASK (0xFFFFFFFFU)
359 #define SDL_PBIST_RF6U_RF6U_SHIFT (0x00000000U)
360 #define SDL_PBIST_RF6U_RF6U_MAX (0xFFFFFFFFU)
364 #define SDL_PBIST_RF7U_RF7U_MASK (0xFFFFFFFFU)
365 #define SDL_PBIST_RF7U_RF7U_SHIFT (0x00000000U)
366 #define SDL_PBIST_RF7U_RF7U_MAX (0xFFFFFFFFU)
370 #define SDL_PBIST_RF8U_RF8U_MASK (0xFFFFFFFFU)
371 #define SDL_PBIST_RF8U_RF8U_SHIFT (0x00000000U)
372 #define SDL_PBIST_RF8U_RF8U_MAX (0xFFFFFFFFU)
376 #define SDL_PBIST_RF9U_RF9U_MASK (0xFFFFFFFFU)
377 #define SDL_PBIST_RF9U_RF9U_SHIFT (0x00000000U)
378 #define SDL_PBIST_RF9U_RF9U_MAX (0xFFFFFFFFU)
382 #define SDL_PBIST_RF10U_RF10U_MASK (0xFFFFFFFFU)
383 #define SDL_PBIST_RF10U_RF10U_SHIFT (0x00000000U)
384 #define SDL_PBIST_RF10U_RF10U_MAX (0xFFFFFFFFU)
388 #define SDL_PBIST_RF11U_RF11U_MASK (0xFFFFFFFFU)
389 #define SDL_PBIST_RF11U_RF11U_SHIFT (0x00000000U)
390 #define SDL_PBIST_RF11U_RF11U_MAX (0xFFFFFFFFU)
394 #define SDL_PBIST_RF12U_RF12U_MASK (0xFFFFFFFFU)
395 #define SDL_PBIST_RF12U_RF12U_SHIFT (0x00000000U)
396 #define SDL_PBIST_RF12U_RF12U_MAX (0xFFFFFFFFU)
400 #define SDL_PBIST_RF13U_RF13U_MASK (0xFFFFFFFFU)
401 #define SDL_PBIST_RF13U_RF13U_SHIFT (0x00000000U)
402 #define SDL_PBIST_RF13U_RF13U_MAX (0xFFFFFFFFU)
406 #define SDL_PBIST_RF14U_RF14U_MASK (0xFFFFFFFFU)
407 #define SDL_PBIST_RF14U_RF14U_SHIFT (0x00000000U)
408 #define SDL_PBIST_RF14U_RF14U_MAX (0xFFFFFFFFU)
412 #define SDL_PBIST_RF15U_RF15U_MASK (0xFFFFFFFFU)
413 #define SDL_PBIST_RF15U_RF15U_SHIFT (0x00000000U)
414 #define SDL_PBIST_RF15U_RF15U_MAX (0xFFFFFFFFU)
418 #define SDL_PBIST_A0_A0_MASK (0x0000FFFFU)
419 #define SDL_PBIST_A0_A0_SHIFT (0x00000000U)
420 #define SDL_PBIST_A0_A0_MAX (0x0000FFFFU)
424 #define SDL_PBIST_A1_A1_MASK (0x0000FFFFU)
425 #define SDL_PBIST_A1_A1_SHIFT (0x00000000U)
426 #define SDL_PBIST_A1_A1_MAX (0x0000FFFFU)
430 #define SDL_PBIST_A2_A2_MASK (0x0000FFFFU)
431 #define SDL_PBIST_A2_A2_SHIFT (0x00000000U)
432 #define SDL_PBIST_A2_A2_MAX (0x0000FFFFU)
436 #define SDL_PBIST_A3_A3_MASK (0x0000FFFFU)
437 #define SDL_PBIST_A3_A3_SHIFT (0x00000000U)
438 #define SDL_PBIST_A3_A3_MAX (0x0000FFFFU)
442 #define SDL_PBIST_L0_L0_MASK (0x0000FFFFU)
443 #define SDL_PBIST_L0_L0_SHIFT (0x00000000U)
444 #define SDL_PBIST_L0_L0_MAX (0x0000FFFFU)
448 #define SDL_PBIST_L1_L1_MASK (0x0000FFFFU)
449 #define SDL_PBIST_L1_L1_SHIFT (0x00000000U)
450 #define SDL_PBIST_L1_L1_MAX (0x0000FFFFU)
454 #define SDL_PBIST_L2_L2_MASK (0x0000FFFFU)
455 #define SDL_PBIST_L2_L2_SHIFT (0x00000000U)
456 #define SDL_PBIST_L2_L2_MAX (0x0000FFFFU)
460 #define SDL_PBIST_L3_L3_MASK (0x0000FFFFU)
461 #define SDL_PBIST_L3_L3_SHIFT (0x00000000U)
462 #define SDL_PBIST_L3_L3_MAX (0x0000FFFFU)
466 #define SDL_PBIST_D_D0_MASK (0x0000FFFFU)
467 #define SDL_PBIST_D_D0_SHIFT (0x00000000U)
468 #define SDL_PBIST_D_D0_MAX (0x0000FFFFU)
470 #define SDL_PBIST_D_D1_MASK (0xFFFF0000U)
471 #define SDL_PBIST_D_D1_SHIFT (0x00000010U)
472 #define SDL_PBIST_D_D1_MAX (0x0000FFFFU)
476 #define SDL_PBIST_E_E0_MASK (0x0000FFFFU)
477 #define SDL_PBIST_E_E0_SHIFT (0x00000000U)
478 #define SDL_PBIST_E_E0_MAX (0x0000FFFFU)
480 #define SDL_PBIST_E_E1_MASK (0xFFFF0000U)
481 #define SDL_PBIST_E_E1_SHIFT (0x00000010U)
482 #define SDL_PBIST_E_E1_MAX (0x0000FFFFU)
486 #define SDL_PBIST_CA0_CA0_MASK (0x0000FFFFU)
487 #define SDL_PBIST_CA0_CA0_SHIFT (0x00000000U)
488 #define SDL_PBIST_CA0_CA0_MAX (0x0000FFFFU)
492 #define SDL_PBIST_CA1_CA1_MASK (0x0000FFFFU)
493 #define SDL_PBIST_CA1_CA1_SHIFT (0x00000000U)
494 #define SDL_PBIST_CA1_CA1_MAX (0x0000FFFFU)
498 #define SDL_PBIST_CA2_CA2_MASK (0x0000FFFFU)
499 #define SDL_PBIST_CA2_CA2_SHIFT (0x00000000U)
500 #define SDL_PBIST_CA2_CA2_MAX (0x0000FFFFU)
504 #define SDL_PBIST_CA3_CA3_MASK (0x0000FFFFU)
505 #define SDL_PBIST_CA3_CA3_SHIFT (0x00000000U)
506 #define SDL_PBIST_CA3_CA3_MAX (0x0000FFFFU)
510 #define SDL_PBIST_CL0_CL0_MASK (0x0000FFFFU)
511 #define SDL_PBIST_CL0_CL0_SHIFT (0x00000000U)
512 #define SDL_PBIST_CL0_CL0_MAX (0x0000FFFFU)
516 #define SDL_PBIST_CL1_CL1_MASK (0x0000FFFFU)
517 #define SDL_PBIST_CL1_CL1_SHIFT (0x00000000U)
518 #define SDL_PBIST_CL1_CL1_MAX (0x0000FFFFU)
522 #define SDL_PBIST_CL2_CL2_MASK (0x0000FFFFU)
523 #define SDL_PBIST_CL2_CL2_SHIFT (0x00000000U)
524 #define SDL_PBIST_CL2_CL2_MAX (0x0000FFFFU)
528 #define SDL_PBIST_CL3_CL3_MASK (0x0000FFFFU)
529 #define SDL_PBIST_CL3_CL3_SHIFT (0x00000000U)
530 #define SDL_PBIST_CL3_CL3_MAX (0x0000FFFFU)
534 #define SDL_PBIST_I0_I0_MASK (0x0000FFFFU)
535 #define SDL_PBIST_I0_I0_SHIFT (0x00000000U)
536 #define SDL_PBIST_I0_I0_MAX (0x0000FFFFU)
540 #define SDL_PBIST_I1_I0_MASK (0x0000FFFFU)
541 #define SDL_PBIST_I1_I0_SHIFT (0x00000000U)
542 #define SDL_PBIST_I1_I0_MAX (0x0000FFFFU)
546 #define SDL_PBIST_I2_I0_MASK (0x0000FFFFU)
547 #define SDL_PBIST_I2_I0_SHIFT (0x00000000U)
548 #define SDL_PBIST_I2_I0_MAX (0x0000FFFFU)
552 #define SDL_PBIST_I3_I0_MASK (0x0000FFFFU)
553 #define SDL_PBIST_I3_I0_SHIFT (0x00000000U)
554 #define SDL_PBIST_I3_I0_MAX (0x0000FFFFU)
558 #define SDL_PBIST_RAMT_RLS_MASK (0x00000003U)
559 #define SDL_PBIST_RAMT_RLS_SHIFT (0x00000000U)
560 #define SDL_PBIST_RAMT_RLS_MAX (0x00000003U)
562 #define SDL_PBIST_RAMT_PLS_MASK (0x0000003CU)
563 #define SDL_PBIST_RAMT_PLS_SHIFT (0x00000002U)
564 #define SDL_PBIST_RAMT_PLS_MAX (0x0000000FU)
566 #define SDL_PBIST_RAMT_DWR_MASK (0x0000FF00U)
567 #define SDL_PBIST_RAMT_DWR_SHIFT (0x00000008U)
568 #define SDL_PBIST_RAMT_DWR_MAX (0x000000FFU)
570 #define SDL_PBIST_RAMT_RDS_MASK (0x00FF0000U)
571 #define SDL_PBIST_RAMT_RDS_SHIFT (0x00000010U)
572 #define SDL_PBIST_RAMT_RDS_MAX (0x000000FFU)
574 #define SDL_PBIST_RAMT_RGS_MASK (0xFF000000U)
575 #define SDL_PBIST_RAMT_RGS_SHIFT (0x00000018U)
576 #define SDL_PBIST_RAMT_RGS_MAX (0x000000FFU)
580 #define SDL_PBIST_DLR_DLR0_DCM_MASK (0x00000001U)
581 #define SDL_PBIST_DLR_DLR0_DCM_SHIFT (0x00000000U)
582 #define SDL_PBIST_DLR_DLR0_DCM_MAX (0x00000001U)
584 #define SDL_PBIST_DLR_DLR0_IDDQ_MASK (0x00000002U)
585 #define SDL_PBIST_DLR_DLR0_IDDQ_SHIFT (0x00000001U)
586 #define SDL_PBIST_DLR_DLR0_IDDQ_MAX (0x00000001U)
588 #define SDL_PBIST_DLR_DLR0_ROM_MASK (0x00000004U)
589 #define SDL_PBIST_DLR_DLR0_ROM_SHIFT (0x00000002U)
590 #define SDL_PBIST_DLR_DLR0_ROM_MAX (0x00000001U)
592 #define SDL_PBIST_DLR_DLR0_TCK_MASK (0x00000008U)
593 #define SDL_PBIST_DLR_DLR0_TCK_SHIFT (0x00000003U)
594 #define SDL_PBIST_DLR_DLR0_TCK_MAX (0x00000001U)
596 #define SDL_PBIST_DLR_DLR0_CAM_MASK (0x00000010U)
597 #define SDL_PBIST_DLR_DLR0_CAM_SHIFT (0x00000004U)
598 #define SDL_PBIST_DLR_DLR0_CAM_MAX (0x00000001U)
600 #define SDL_PBIST_DLR_DLR0_ECAM_MASK (0x00000020U)
601 #define SDL_PBIST_DLR_DLR0_ECAM_SHIFT (0x00000005U)
602 #define SDL_PBIST_DLR_DLR0_ECAM_MAX (0x00000001U)
604 #define SDL_PBIST_DLR_DLR0_CFMM_MASK (0x00000040U)
605 #define SDL_PBIST_DLR_DLR0_CFMM_SHIFT (0x00000006U)
606 #define SDL_PBIST_DLR_DLR0_CFMM_MAX (0x00000001U)
608 #define SDL_PBIST_DLR_DLR0_TSM_MASK (0x00000080U)
609 #define SDL_PBIST_DLR_DLR0_TSM_SHIFT (0x00000007U)
610 #define SDL_PBIST_DLR_DLR0_TSM_MAX (0x00000001U)
612 #define SDL_PBIST_DLR_DLR1_MISR_MASK (0x00000100U)
613 #define SDL_PBIST_DLR_DLR1_MISR_SHIFT (0x00000008U)
614 #define SDL_PBIST_DLR_DLR1_MISR_MAX (0x00000001U)
616 #define SDL_PBIST_DLR_DLR1_GNG_MASK (0x00000200U)
617 #define SDL_PBIST_DLR_DLR1_GNG_SHIFT (0x00000009U)
618 #define SDL_PBIST_DLR_DLR1_GNG_MAX (0x00000001U)
620 #define SDL_PBIST_DLR_DLR1_RTM_MASK (0x00000400U)
621 #define SDL_PBIST_DLR_DLR1_RTM_SHIFT (0x0000000AU)
622 #define SDL_PBIST_DLR_DLR1_RTM_MAX (0x00000001U)
624 #define SDL_PBIST_DLR_BRP_MASK (0x00FF0000U)
625 #define SDL_PBIST_DLR_BRP_SHIFT (0x00000010U)
626 #define SDL_PBIST_DLR_BRP_MAX (0x000000FFU)
630 #define SDL_PBIST_CMS_CMS_MASK (0x0000000FU)
631 #define SDL_PBIST_CMS_CMS_SHIFT (0x00000000U)
632 #define SDL_PBIST_CMS_CMS_MAX (0x0000000FU)
636 #define SDL_PBIST_STR_START_MASK (0x00000001U)
637 #define SDL_PBIST_STR_START_SHIFT (0x00000000U)
638 #define SDL_PBIST_STR_START_MAX (0x00000001U)
640 #define SDL_PBIST_STR_RES_MASK (0x00000002U)
641 #define SDL_PBIST_STR_RES_SHIFT (0x00000001U)
642 #define SDL_PBIST_STR_RES_MAX (0x00000001U)
644 #define SDL_PBIST_STR_STOP_MASK (0x00000004U)
645 #define SDL_PBIST_STR_STOP_SHIFT (0x00000002U)
646 #define SDL_PBIST_STR_STOP_MAX (0x00000001U)
648 #define SDL_PBIST_STR_STEP_MASK (0x00000008U)
649 #define SDL_PBIST_STR_STEP_SHIFT (0x00000003U)
650 #define SDL_PBIST_STR_STEP_MAX (0x00000001U)
652 #define SDL_PBIST_STR_CHK_MASK (0x00000010U)
653 #define SDL_PBIST_STR_CHK_SHIFT (0x00000004U)
654 #define SDL_PBIST_STR_CHK_MAX (0x00000001U)
658 #define SDL_PBIST_SCR_SCR0_MASK (0x00000000000000FFU)
659 #define SDL_PBIST_SCR_SCR0_SHIFT (0x0000000000000000U)
660 #define SDL_PBIST_SCR_SCR0_MAX (0x00000000000000FFU)
662 #define SDL_PBIST_SCR_SCR1_MASK (0x000000000000FF00U)
663 #define SDL_PBIST_SCR_SCR1_SHIFT (0x0000000000000008U)
664 #define SDL_PBIST_SCR_SCR1_MAX (0x00000000000000FFU)
666 #define SDL_PBIST_SCR_SCR2_MASK (0x0000000000FF0000U)
667 #define SDL_PBIST_SCR_SCR2_SHIFT (0x0000000000000010U)
668 #define SDL_PBIST_SCR_SCR2_MAX (0x00000000000000FFU)
670 #define SDL_PBIST_SCR_SCR3_MASK (0x00000000FF000000U)
671 #define SDL_PBIST_SCR_SCR3_SHIFT (0x0000000000000018U)
672 #define SDL_PBIST_SCR_SCR3_MAX (0x00000000000000FFU)
674 #define SDL_PBIST_SCR_SCR4_MASK (0x000000FF00000000U)
675 #define SDL_PBIST_SCR_SCR4_SHIFT (0x0000000000000020U)
676 #define SDL_PBIST_SCR_SCR4_MAX (0x00000000000000FFU)
678 #define SDL_PBIST_SCR_SCR5_MASK (0x0000FF0000000000U)
679 #define SDL_PBIST_SCR_SCR5_SHIFT (0x0000000000000028U)
680 #define SDL_PBIST_SCR_SCR5_MAX (0x00000000000000FFU)
682 #define SDL_PBIST_SCR_SCR6_MASK (0x00FF000000000000U)
683 #define SDL_PBIST_SCR_SCR6_SHIFT (0x0000000000000030U)
684 #define SDL_PBIST_SCR_SCR6_MAX (0x00000000000000FFU)
686 #define SDL_PBIST_SCR_SCR7_MASK (0xFF00000000000000U)
687 #define SDL_PBIST_SCR_SCR7_SHIFT (0x0000000000000038U)
688 #define SDL_PBIST_SCR_SCR7_MAX (0x00000000000000FFU)
692 #define SDL_PBIST_CSR_CSR0_MASK (0x000000FFU)
693 #define SDL_PBIST_CSR_CSR0_SHIFT (0x00000000U)
694 #define SDL_PBIST_CSR_CSR0_MAX (0x000000FFU)
696 #define SDL_PBIST_CSR_CSR1_MASK (0x0000FF00U)
697 #define SDL_PBIST_CSR_CSR1_SHIFT (0x00000008U)
698 #define SDL_PBIST_CSR_CSR1_MAX (0x000000FFU)
700 #define SDL_PBIST_CSR_CSR2_MASK (0x00FF0000U)
701 #define SDL_PBIST_CSR_CSR2_SHIFT (0x00000010U)
702 #define SDL_PBIST_CSR_CSR2_MAX (0x000000FFU)
704 #define SDL_PBIST_CSR_CSR3_MASK (0xFF000000U)
705 #define SDL_PBIST_CSR_CSR3_SHIFT (0x00000018U)
706 #define SDL_PBIST_CSR_CSR3_MAX (0x000000FFU)
710 #define SDL_PBIST_FDLY_FDLY_MASK (0x000000FFU)
711 #define SDL_PBIST_FDLY_FDLY_SHIFT (0x00000000U)
712 #define SDL_PBIST_FDLY_FDLY_MAX (0x000000FFU)
716 #define SDL_PBIST_PACT_PACT_MASK (0x00000001U)
717 #define SDL_PBIST_PACT_PACT_SHIFT (0x00000000U)
718 #define SDL_PBIST_PACT_PACT_MAX (0x00000001U)
722 #define SDL_PBIST_PID_PID_MASK (0x0000001FU)
723 #define SDL_PBIST_PID_PID_SHIFT (0x00000000U)
724 #define SDL_PBIST_PID_PID_MAX (0x0000001FU)
728 #define SDL_PBIST_OVER_RINFO_MASK (0x00000001U)
729 #define SDL_PBIST_OVER_RINFO_SHIFT (0x00000000U)
730 #define SDL_PBIST_OVER_RINFO_MAX (0x00000001U)
732 #define SDL_PBIST_OVER_READ_MASK (0x00000002U)
733 #define SDL_PBIST_OVER_READ_SHIFT (0x00000001U)
734 #define SDL_PBIST_OVER_READ_MAX (0x00000001U)
736 #define SDL_PBIST_OVER_MM_MASK (0x00000004U)
737 #define SDL_PBIST_OVER_MM_SHIFT (0x00000002U)
738 #define SDL_PBIST_OVER_MM_MAX (0x00000001U)
740 #define SDL_PBIST_OVER_ALGO_MASK (0x00000008U)
741 #define SDL_PBIST_OVER_ALGO_SHIFT (0x00000003U)
742 #define SDL_PBIST_OVER_ALGO_MAX (0x00000001U)
746 #define SDL_PBIST_FSRF_FRSF0_MASK (0x0000000000000001U)
747 #define SDL_PBIST_FSRF_FRSF0_SHIFT (0x0000000000000000U)
748 #define SDL_PBIST_FSRF_FRSF0_MAX (0x0000000000000001U)
750 #define SDL_PBIST_FSRF_FRSF1_MASK (0x0000000100000000U)
751 #define SDL_PBIST_FSRF_FRSF1_SHIFT (0x0000000000000020U)
752 #define SDL_PBIST_FSRF_FRSF1_MAX (0x0000000000000001U)
756 #define SDL_PBIST_FSRC_FSRC0_MASK (0x000000000000000FU)
757 #define SDL_PBIST_FSRC_FSRC0_SHIFT (0x0000000000000000U)
758 #define SDL_PBIST_FSRC_FSRC0_MAX (0x000000000000000FU)
760 #define SDL_PBIST_FSRC_FSRC1_MASK (0x0000000F00000000U)
761 #define SDL_PBIST_FSRC_FSRC1_SHIFT (0x0000000000000020U)
762 #define SDL_PBIST_FSRC_FSRC1_MAX (0x000000000000000FU)
766 #define SDL_PBIST_FSRA_FSRA0_MASK (0x000000000000FFFFU)
767 #define SDL_PBIST_FSRA_FSRA0_SHIFT (0x0000000000000000U)
768 #define SDL_PBIST_FSRA_FSRA0_MAX (0x000000000000FFFFU)
770 #define SDL_PBIST_FSRA_FSRA1_MASK (0x0000FFFF00000000U)
771 #define SDL_PBIST_FSRA_FSRA1_SHIFT (0x0000000000000020U)
772 #define SDL_PBIST_FSRA_FSRA1_MAX (0x000000000000FFFFU)
776 #define SDL_PBIST_FSRDL0_FSRDL0_MASK (0xFFFFFFFFU)
777 #define SDL_PBIST_FSRDL0_FSRDL0_SHIFT (0x00000000U)
778 #define SDL_PBIST_FSRDL0_FSRDL0_MAX (0xFFFFFFFFU)
782 #define SDL_PBIST_FSRDL1_FSRDL1_MASK (0xFFFFFFFFU)
783 #define SDL_PBIST_FSRDL1_FSRDL1_SHIFT (0x00000000U)
784 #define SDL_PBIST_FSRDL1_FSRDL1_MAX (0xFFFFFFFFU)
788 #define SDL_PBIST_MARGIN_MODE_PBIST_DFT_WRITE_MASK (0x00000003U)
789 #define SDL_PBIST_MARGIN_MODE_PBIST_DFT_WRITE_SHIFT (0x00000000U)
790 #define SDL_PBIST_MARGIN_MODE_PBIST_DFT_WRITE_MAX (0x00000003U)
792 #define SDL_PBIST_MARGIN_MODE_PBIST_DFT_READ_MASK (0x0000000CU)
793 #define SDL_PBIST_MARGIN_MODE_PBIST_DFT_READ_SHIFT (0x00000002U)
794 #define SDL_PBIST_MARGIN_MODE_PBIST_DFT_READ_MAX (0x00000003U)
798 #define SDL_PBIST_WRENZ_WRENZ_MASK (0x00000003U)
799 #define SDL_PBIST_WRENZ_WRENZ_SHIFT (0x00000000U)
800 #define SDL_PBIST_WRENZ_WRENZ_MAX (0x00000003U)
804 #define SDL_PBIST_PAGE_PGS_PGS_MASK (0x00000003U)
805 #define SDL_PBIST_PAGE_PGS_PGS_SHIFT (0x00000000U)
806 #define SDL_PBIST_PAGE_PGS_PGS_MAX (0x00000003U)
810 #define SDL_PBIST_ROM_ROM_MASK (0x00000003U)
811 #define SDL_PBIST_ROM_ROM_SHIFT (0x00000000U)
812 #define SDL_PBIST_ROM_ROM_MAX (0x00000003U)
816 #define SDL_PBIST_ALGO_ALGO_0_MASK (0x000000FFU)
817 #define SDL_PBIST_ALGO_ALGO_0_SHIFT (0x00000000U)
818 #define SDL_PBIST_ALGO_ALGO_0_MAX (0x000000FFU)
820 #define SDL_PBIST_ALGO_ALGO_1_MASK (0x0000FF00U)
821 #define SDL_PBIST_ALGO_ALGO_1_SHIFT (0x00000008U)
822 #define SDL_PBIST_ALGO_ALGO_1_MAX (0x000000FFU)
824 #define SDL_PBIST_ALGO_ALGO_2_MASK (0x00FF0000U)
825 #define SDL_PBIST_ALGO_ALGO_2_SHIFT (0x00000010U)
826 #define SDL_PBIST_ALGO_ALGO_2_MAX (0x000000FFU)
828 #define SDL_PBIST_ALGO_ALGO_3_MASK (0xFF000000U)
829 #define SDL_PBIST_ALGO_ALGO_3_SHIFT (0x00000018U)
830 #define SDL_PBIST_ALGO_ALGO_3_MAX (0x000000FFU)
834 #define SDL_PBIST_RINFO_L0_MASK (0x00000000000000FFU)
835 #define SDL_PBIST_RINFO_L0_SHIFT (0x0000000000000000U)
836 #define SDL_PBIST_RINFO_L0_MAX (0x00000000000000FFU)
838 #define SDL_PBIST_RINFO_L1_MASK (0x000000000000FF00U)
839 #define SDL_PBIST_RINFO_L1_SHIFT (0x0000000000000008U)
840 #define SDL_PBIST_RINFO_L1_MAX (0x00000000000000FFU)
842 #define SDL_PBIST_RINFO_L2_MASK (0x0000000000FF0000U)
843 #define SDL_PBIST_RINFO_L2_SHIFT (0x0000000000000010U)
844 #define SDL_PBIST_RINFO_L2_MAX (0x00000000000000FFU)
846 #define SDL_PBIST_RINFO_L3_MASK (0x00000000FF000000U)
847 #define SDL_PBIST_RINFO_L3_SHIFT (0x0000000000000018U)
848 #define SDL_PBIST_RINFO_L3_MAX (0x00000000000000FFU)
850 #define SDL_PBIST_RINFO_U0_MASK (0x000000FF00000000U)
851 #define SDL_PBIST_RINFO_U0_SHIFT (0x0000000000000020U)
852 #define SDL_PBIST_RINFO_U0_MAX (0x00000000000000FFU)
854 #define SDL_PBIST_RINFO_U1_MASK (0x0000FF0000000000U)
855 #define SDL_PBIST_RINFO_U1_SHIFT (0x0000000000000028U)
856 #define SDL_PBIST_RINFO_U1_MAX (0x00000000000000FFU)
858 #define SDL_PBIST_RINFO_U2_MASK (0x00FF000000000000U)
859 #define SDL_PBIST_RINFO_U2_SHIFT (0x0000000000000030U)
860 #define SDL_PBIST_RINFO_U2_MAX (0x00000000000000FFU)
862 #define SDL_PBIST_RINFO_U3_MASK (0xFF00000000000000U)
863 #define SDL_PBIST_RINFO_U3_SHIFT (0x0000000000000038U)
864 #define SDL_PBIST_RINFO_U3_MAX (0x00000000000000FFU)
volatile uint32_t RF5U
Definition: sdlr_pbist.h:75
volatile uint32_t PACT
Definition: sdlr_pbist.h:117
volatile uint64_t FSRF
Definition: sdlr_pbist.h:121
Definition: sdlr_pbist.h:53
volatile uint32_t I0
Definition: sdlr_pbist.h:106
volatile uint32_t PAGE_PGS
Definition: sdlr_pbist.h:129
volatile uint32_t RF1U
Definition: sdlr_pbist.h:71
volatile uint64_t FSRC
Definition: sdlr_pbist.h:122
volatile uint32_t A2
Definition: sdlr_pbist.h:89
volatile uint32_t RF12U
Definition: sdlr_pbist.h:82
volatile uint32_t CA3
Definition: sdlr_pbist.h:101
volatile uint32_t I3
Definition: sdlr_pbist.h:109
volatile uint32_t ALGO
Definition: sdlr_pbist.h:131
volatile uint32_t DLR
Definition: sdlr_pbist.h:111
volatile uint32_t I1
Definition: sdlr_pbist.h:107
volatile uint32_t A0
Definition: sdlr_pbist.h:87
volatile uint32_t CL0
Definition: sdlr_pbist.h:102
volatile uint32_t RF12L
Definition: sdlr_pbist.h:66
volatile uint32_t CL1
Definition: sdlr_pbist.h:103
volatile uint32_t CMS
Definition: sdlr_pbist.h:112
volatile uint32_t RF4L
Definition: sdlr_pbist.h:58
volatile uint32_t FSRDL0
Definition: sdlr_pbist.h:124
volatile uint32_t CL2
Definition: sdlr_pbist.h:104
volatile uint32_t FDLY
Definition: sdlr_pbist.h:116
volatile uint32_t RF15U
Definition: sdlr_pbist.h:85
volatile uint32_t RF3U
Definition: sdlr_pbist.h:73
volatile uint32_t RF9L
Definition: sdlr_pbist.h:63
volatile uint32_t RF8L
Definition: sdlr_pbist.h:62
volatile uint32_t CA0
Definition: sdlr_pbist.h:98
volatile uint32_t ROM
Definition: sdlr_pbist.h:130
volatile uint32_t I2
Definition: sdlr_pbist.h:108
volatile uint32_t RF13L
Definition: sdlr_pbist.h:67
volatile uint32_t CA2
Definition: sdlr_pbist.h:100
volatile uint32_t RF14U
Definition: sdlr_pbist.h:84
volatile uint32_t MARGIN_MODE
Definition: sdlr_pbist.h:127
volatile uint32_t CA1
Definition: sdlr_pbist.h:99
volatile uint32_t RF13U
Definition: sdlr_pbist.h:83
volatile uint32_t RF0U
Definition: sdlr_pbist.h:70
volatile uint32_t RF7L
Definition: sdlr_pbist.h:61
volatile uint32_t RF2U
Definition: sdlr_pbist.h:72
volatile uint32_t CL3
Definition: sdlr_pbist.h:105
volatile uint32_t RF9U
Definition: sdlr_pbist.h:79
volatile uint32_t RF8U
Definition: sdlr_pbist.h:78
volatile uint32_t L1
Definition: sdlr_pbist.h:92
volatile uint32_t RF5L
Definition: sdlr_pbist.h:59
volatile uint32_t D
Definition: sdlr_pbist.h:95
volatile uint32_t A1
Definition: sdlr_pbist.h:88
volatile uint32_t RF10L
Definition: sdlr_pbist.h:64
volatile uint32_t RF4U
Definition: sdlr_pbist.h:74
volatile uint32_t PID
Definition: sdlr_pbist.h:118
volatile uint32_t L0
Definition: sdlr_pbist.h:91
volatile uint32_t L2
Definition: sdlr_pbist.h:93
volatile uint64_t SCR
Definition: sdlr_pbist.h:114
volatile uint32_t RF6L
Definition: sdlr_pbist.h:60
volatile uint32_t RF15L
Definition: sdlr_pbist.h:69
volatile uint32_t RF7U
Definition: sdlr_pbist.h:77
volatile uint64_t FSRA
Definition: sdlr_pbist.h:123
volatile uint32_t RF3L
Definition: sdlr_pbist.h:57
volatile uint32_t STR
Definition: sdlr_pbist.h:113
volatile uint32_t RF6U
Definition: sdlr_pbist.h:76
volatile uint32_t RF10U
Definition: sdlr_pbist.h:80
volatile uint32_t RF2L
Definition: sdlr_pbist.h:56
volatile uint32_t RAMT
Definition: sdlr_pbist.h:110
volatile uint32_t RF0L
Definition: sdlr_pbist.h:54
volatile uint32_t FSRDL1
Definition: sdlr_pbist.h:126
volatile uint32_t WRENZ
Definition: sdlr_pbist.h:128
volatile uint32_t A3
Definition: sdlr_pbist.h:90
volatile uint32_t RF1L
Definition: sdlr_pbist.h:55
volatile uint32_t RF11U
Definition: sdlr_pbist.h:81
volatile uint32_t RF11L
Definition: sdlr_pbist.h:65
volatile uint32_t RF14L
Definition: sdlr_pbist.h:68
volatile uint32_t E
Definition: sdlr_pbist.h:96
volatile uint32_t OVER
Definition: sdlr_pbist.h:119
volatile uint32_t CSR
Definition: sdlr_pbist.h:115
volatile uint32_t L3
Definition: sdlr_pbist.h:94