![Logo](ti_logo.svg) |
AM273x MCU+ SDK
08.02.00
|
|
Go to the documentation of this file.
34 #ifndef CSLR_SOC_DEFINES_H_
35 #define CSLR_SOC_DEFINES_H_
57 #define CSL_CORE_ID_R5FSS0_0 (0U)
58 #define CSL_CORE_ID_R5FSS0_1 (1U)
59 #define CSL_CORE_ID_C66SS0 (2U)
60 #define CSL_CORE_ID_MAX (3U)
64 #define CSL_EPWM_PER_CNT (3U)
67 #define CSL_MSS_UART_PER_CNT (2U)
68 #define CSL_DSS_UART_PER_CNT (1U)
69 #define CSL_RCSS_UART_PER_CNT (1U)
72 #define CSL_MSS_MIBSPI_PER_CNT (2U)
73 #define CSL_RCSS_MIBSPI_PER_CNT (2U)
76 #define CSL_MSS_I2C_CNT (1U)
77 #define CSL_RCSS_I2C_CNT (2U)
78 #define CSL_MSS_I2C_PER_CNT (CSL_MSS_I2C_CNT + CSL_RCSS_I2C_CNT)
79 #define CSL_DSS_I2C_PER_CNT (CSL_RCSS_I2C_CNT)
81 #define SOC_DSP_L1P_BASE (CSL_DSP_L1P_U_BASE)
82 #define SOC_DSP_L1D_BASE (CSL_DSP_L1D_U_BASE)
83 #define SOC_DSP_L2_BASE (CSL_DSP_L2_U_BASE)
84 #define SOC_DSP_ICFG_BASE (CSL_DSP_ICFG_U_BASE - 0x800000U)
90 #define SOC_EDMA_NUM_DMACH (64U)
92 #define SOC_EDMA_NUM_QDMACH (8U)
94 #define SOC_EDMA_NUM_PARAMSETS (256U)
96 #define SOC_EDMA_NUM_EVQUE (2U)
98 #define SOC_EDMA_CHMAPEXIST (1U)
100 #define SOC_EDMA_NUM_REGIONS (8U)
102 #define SOC_EDMA_MEMPROTECT (1U)
104 #define MCAN_MSG_RAM_MAX_WORD_COUNT (4352U)
107 #define ESM_NUM_GROUP_MAX (3U)
108 #define ESM_NUM_INTR_PER_GROUP (128U)
111 #define EDMA_DSS_TPCC_A_EVT_RTIA_DMA_REQ0 0
112 #define EDMA_DSS_TPCC_A_EVT_RTIA_DMA_REQ1 1
113 #define EDMA_DSS_TPCC_A_EVT_RTIA_DMA_REQ2 2
114 #define EDMA_DSS_TPCC_A_EVT_RTIA_DMA_REQ3 3
115 #define EDMA_DSS_TPCC_A_EVT_RTIB_DMA_REQ0 4
116 #define EDMA_DSS_TPCC_A_EVT_RTIB_DMA_REQ1 5
117 #define EDMA_DSS_TPCC_A_EVT_RTIB_DMA_REQ2 6
118 #define EDMA_DSS_TPCC_A_EVT_RTIB_DMA_REQ3 7
119 #define EDMA_DSS_TPCC_A_EVT_WDT_DMA_REQ0 8
120 #define EDMA_DSS_TPCC_A_EVT_WDT_DMA_REQ1 9
121 #define EDMA_DSS_TPCC_A_EVT_WDT_DMA_REQ2 10
122 #define EDMA_DSS_TPCC_A_EVT_WDT_DMA_REQ3 11
123 #define EDMA_DSS_TPCC_A_EVT_MCRC_DMA_REQ0 12
124 #define EDMA_DSS_TPCC_A_EVT_MCRC_DMA_REQ1 13
125 #define EDMA_DSS_TPCC_A_EVT_SCIA_RX_DMA_REQ 14
126 #define EDMA_DSS_TPCC_A_EVT_SCIA_TX_DMA_REQ 15
127 #define EDMA_DSS_TPCC_A_EVT_FREE_0 16
128 #define EDMA_DSS_TPCC_A_EVT_FREE_1 17
129 #define EDMA_DSS_TPCC_A_EVT_CBUFF_DMA_REQ0 18
130 #define EDMA_DSS_TPCC_A_EVT_CBUFF_DMA_REQ1 19
131 #define EDMA_DSS_TPCC_A_EVT_CBUFF_DMA_REQ2 20
132 #define EDMA_DSS_TPCC_A_EVT_CBUFF_DMA_REQ3 21
133 #define EDMA_DSS_TPCC_A_EVT_CBUFF_DMA_REQ4 22
134 #define EDMA_DSS_TPCC_A_EVT_CBUFF_DMA_REQ5 23
135 #define EDMA_DSS_TPCC_A_EVT_CBUFF_DMA_REQ6 24
136 #define EDMA_DSS_TPCC_A_EVT_FREE_2 25
137 #define EDMA_DSS_TPCC_A_EVT_FREE_3 26
138 #define EDMA_DSS_TPCC_A_EVT_FREE_4 27
139 #define EDMA_DSS_TPCC_A_EVT_FREE_5 28
140 #define EDMA_DSS_TPCC_A_EVT_FREE_6 29
141 #define EDMA_DSS_TPCC_A_EVT_FREE_7 30
142 #define EDMA_DSS_TPCC_A_EVT_FREE_8 31
143 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ0 32
144 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ1 33
145 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ2 34
146 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ3 35
147 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ4 36
148 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ5 37
149 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ6 38
150 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ7 39
151 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ8 40
152 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ9 41
153 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ10 42
154 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ11 43
155 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ12 44
156 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ13 45
157 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ14 46
158 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ15 47
159 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ16 48
160 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ17 49
161 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ18 50
162 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ19 51
163 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ20 52
164 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ21 53
165 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ22 54
166 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ23 55
167 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ24 56
168 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ25 57
169 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ26 58
170 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ27 59
171 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ28 60
172 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ29 61
173 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ30 62
174 #define EDMA_DSS_TPCC_A_EVT_HWA_DMA_REQ31 63
177 #define EDMA_DSS_TPCC_B_EVT_RTIA_DMA_REQ0 0
178 #define EDMA_DSS_TPCC_B_EVT_RTIA_DMA_REQ1 1
179 #define EDMA_DSS_TPCC_B_EVT_RTIA_DMA_REQ2 2
180 #define EDMA_DSS_TPCC_B_EVT_RTIA_DMA_REQ3 3
181 #define EDMA_DSS_TPCC_B_EVT_RTIB_DMA_REQ0 4
182 #define EDMA_DSS_TPCC_B_EVT_RTIB_DMA_REQ1 5
183 #define EDMA_DSS_TPCC_B_EVT_RTIB_DMA_REQ2 6
184 #define EDMA_DSS_TPCC_B_EVT_RTIB_DMA_REQ3 7
185 #define EDMA_DSS_TPCC_B_EVT_WDT_DMA_REQ0 8
186 #define EDMA_DSS_TPCC_B_EVT_WDT_DMA_REQ1 9
187 #define EDMA_DSS_TPCC_B_EVT_WDT_DMA_REQ2 10
188 #define EDMA_DSS_TPCC_B_EVT_WDT_DMA_REQ3 11
189 #define EDMA_DSS_TPCC_B_EVT_MCRC_DMA_REQ0 12
190 #define EDMA_DSS_TPCC_B_EVT_MCRC_DMA_REQ1 13
191 #define EDMA_DSS_TPCC_B_EVT_SCIA_RX_DMA_REQ 14
192 #define EDMA_DSS_TPCC_B_EVT_SCIA_TX_DMA_REQ 15
193 #define EDMA_DSS_TPCC_B_EVT_CSI2A_EOF_INT 16
194 #define EDMA_DSS_TPCC_B_EVT_CSI2A_EOL_INT 17
195 #define EDMA_DSS_TPCC_B_EVT_CBUFF_DMA_REQ0 18
196 #define EDMA_DSS_TPCC_B_EVT_CBUFF_DMA_REQ1 19
197 #define EDMA_DSS_TPCC_B_EVT_CBUFF_DMA_REQ2 20
198 #define EDMA_DSS_TPCC_B_EVT_CBUFF_DMA_REQ3 21
199 #define EDMA_DSS_TPCC_B_EVT_CBUFF_DMA_REQ4 22
200 #define EDMA_DSS_TPCC_B_EVT_CBUFF_DMA_REQ5 23
201 #define EDMA_DSS_TPCC_B_EVT_CBUFF_DMA_REQ6 24
202 #define EDMA_DSS_TPCC_B_EVT_CSI2A_SOF_INT0 25
203 #define EDMA_DSS_TPCC_B_EVT_CSI2A_SOF_INT1 26
204 #define EDMA_DSS_TPCC_B_EVT_CSI2A_EOL_CNTX0 27
205 #define EDMA_DSS_TPCC_B_EVT_CSI2A_EOL_CNTX1 28
206 #define EDMA_DSS_TPCC_B_EVT_CSI2A_EOL_CNTX2 29
207 #define EDMA_DSS_TPCC_B_EVT_CSI2A_EOL_CNTX3 30
208 #define EDMA_DSS_TPCC_B_EVT_FREE_0 31
209 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ0 32
210 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ1 33
211 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ2 34
212 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ3 35
213 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ4 36
214 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ5 37
215 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ6 38
216 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ7 39
217 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ8 40
218 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ9 41
219 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ10 42
220 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ11 43
221 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ12 44
222 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ13 45
223 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ14 46
224 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ15 47
225 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ16 48
226 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ17 49
227 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ18 50
228 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ19 51
229 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ20 52
230 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ21 53
231 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ22 54
232 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ23 55
233 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ24 56
234 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ25 57
235 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ26 58
236 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ27 59
237 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ28 60
238 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ29 61
239 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ30 62
240 #define EDMA_DSS_TPCC_B_EVT_HWA_DMA_REQ31 63
243 #define EDMA_DSS_TPCC_C_EVT_RTIA_DMA_REQ0 0
244 #define EDMA_DSS_TPCC_C_EVT_RTIA_DMA_REQ1 1
245 #define EDMA_DSS_TPCC_C_EVT_RTIA_DMA_REQ2 2
246 #define EDMA_DSS_TPCC_C_EVT_RTIA_DMA_REQ3 3
247 #define EDMA_DSS_TPCC_C_EVT_RTIB_DMA_REQ0 4
248 #define EDMA_DSS_TPCC_C_EVT_RTIB_DMA_REQ1 5
249 #define EDMA_DSS_TPCC_C_EVT_RTIB_DMA_REQ2 6
250 #define EDMA_DSS_TPCC_C_EVT_RTIB_DMA_REQ3 7
251 #define EDMA_DSS_TPCC_C_EVT_WDT_DMA_REQ0 8
252 #define EDMA_DSS_TPCC_C_EVT_WDT_DMA_REQ1 9
253 #define EDMA_DSS_TPCC_C_EVT_WDT_DMA_REQ2 10
254 #define EDMA_DSS_TPCC_C_EVT_WDT_DMA_REQ3 11
255 #define EDMA_DSS_TPCC_C_EVT_MCRC_DMA_REQ0 12
256 #define EDMA_DSS_TPCC_C_EVT_MCRC_DMA_REQ1 13
257 #define EDMA_DSS_TPCC_C_EVT_SCIA_RX_DMA_REQ 14
258 #define EDMA_DSS_TPCC_C_EVT_SCIA_TX_DMA_REQ 15
259 #define EDMA_DSS_TPCC_C_EVT_CSI2B_EOF_INT 16
260 #define EDMA_DSS_TPCC_C_EVT_CSI2B_EOL_INT 17
261 #define EDMA_DSS_TPCC_C_EVT_CBUFF_DMA_REQ0 18
262 #define EDMA_DSS_TPCC_C_EVT_CBUFF_DMA_REQ1 19
263 #define EDMA_DSS_TPCC_C_EVT_CBUFF_DMA_REQ2 20
264 #define EDMA_DSS_TPCC_C_EVT_CBUFF_DMA_REQ3 21
265 #define EDMA_DSS_TPCC_C_EVT_CBUFF_DMA_REQ4 22
266 #define EDMA_DSS_TPCC_C_EVT_CBUFF_DMA_REQ5 23
267 #define EDMA_DSS_TPCC_C_EVT_CBUFF_DMA_REQ6 24
268 #define EDMA_DSS_TPCC_C_EVT_CSI2B_SOF_INT0 25
269 #define EDMA_DSS_TPCC_C_EVT_CSI2B_SOF_INT1 26
270 #define EDMA_DSS_TPCC_C_EVT_CSI2B_EOL_CNTX0 27
271 #define EDMA_DSS_TPCC_C_EVT_CSI2B_EOL_CNTX1 28
272 #define EDMA_DSS_TPCC_C_EVT_CSI2B_EOL_CNTX2 29
273 #define EDMA_DSS_TPCC_C_EVT_CSI2B_EOL_CNTX3 30
274 #define EDMA_DSS_TPCC_C_EVT_FREE_0 31
275 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ0 32
276 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ1 33
277 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ2 34
278 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ3 35
279 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ4 36
280 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ5 37
281 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ6 38
282 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ7 39
283 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ8 40
284 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ9 41
285 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ10 42
286 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ11 43
287 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ12 44
288 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ13 45
289 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ14 46
290 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ15 47
291 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ16 48
292 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ17 49
293 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ18 50
294 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ19 51
295 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ20 52
296 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ21 53
297 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ22 54
298 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ23 55
299 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ24 56
300 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ25 57
301 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ26 58
302 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ27 59
303 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ28 60
304 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ29 61
305 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ30 62
306 #define EDMA_DSS_TPCC_C_EVT_HWA_DMA_REQ31 63
310 #define EDMA_MSS_TPCC_A_EVT_SPIA_DMA_REQ0 0
311 #define EDMA_MSS_TPCC_A_EVT_SPIA_DMA_REQ1 1
312 #define EDMA_MSS_TPCC_A_EVT_SPIA_DMA_REQ2 2
313 #define EDMA_MSS_TPCC_A_EVT_SPIA_DMA_REQ3 3
314 #define EDMA_MSS_TPCC_A_EVT_SPIA_DMA_REQ4 4
315 #define EDMA_MSS_TPCC_A_EVT_SPIA_DMA_REQ5 5
316 #define EDMA_MSS_TPCC_A_EVT_SPIB_DMA_REQ0 6
317 #define EDMA_MSS_TPCC_A_EVT_SPIB_DMA_REQ1 7
318 #define EDMA_MSS_TPCC_A_EVT_SPIB_DMA_REQ2 8
319 #define EDMA_MSS_TPCC_A_EVT_SPIB_DMA_REQ3 9
320 #define EDMA_MSS_TPCC_A_EVT_SPIB_DMA_REQ4 10
321 #define EDMA_MSS_TPCC_A_EVT_SPIB_DMA_REQ5 11
322 #define EDMA_MSS_TPCC_A_EVT_QSPI_DMA_REQ0 12
323 #define EDMA_MSS_TPCC_A_EVT_MCRC_DMA_REQ0 13
324 #define EDMA_MSS_TPCC_A_EVT_MCRC_DMA_REQ1 14
325 #define EDMA_MSS_TPCC_A_EVT_RTIA_DMA_REQ0 15
326 #define EDMA_MSS_TPCC_A_EVT_RTIA_DMA_REQ1 16
327 #define EDMA_MSS_TPCC_A_EVT_RTIA_DMA_REQ2 17
328 #define EDMA_MSS_TPCC_A_EVT_RTIA_DMA_REQ3 18
329 #define EDMA_MSS_TPCC_A_EVT_RTIB_DMA_REQ0 19
330 #define EDMA_MSS_TPCC_A_EVT_RTIB_DMA_REQ1 20
331 #define EDMA_MSS_TPCC_A_EVT_RTIC_DMA_REQ0 21
332 #define EDMA_MSS_TPCC_A_EVT_RTIC_DMA_REQ1 22
333 #define EDMA_MSS_TPCC_A_EVT_WDT_DMA_REQ0 23
334 #define EDMA_MSS_TPCC_A_EVT_WDT_DMA_REQ1 24
335 #define EDMA_MSS_TPCC_A_EVT_WDT_DMA_REQ2 25
336 #define EDMA_MSS_TPCC_A_EVT_WDT_DMA_REQ3 26
337 #define EDMA_MSS_TPCC_A_EVT_ETPWMA_DMA_REQ0 27
338 #define EDMA_MSS_TPCC_A_EVT_ETPWMA_DMA_REQ1 28
339 #define EDMA_MSS_TPCC_A_EVT_ETPWMB_DMA_REQ0 29
340 #define EDMA_MSS_TPCC_A_EVT_ETPWMB_DMA_REQ1 30
341 #define EDMA_MSS_TPCC_A_EVT_ETPWMC_DMA_REQ0 31
342 #define EDMA_MSS_TPCC_A_EVT_ETPWMC_DMA_REQ1 32
343 #define EDMA_MSS_TPCC_A_EVT_MCANA_DMA_REQ0 33
344 #define EDMA_MSS_TPCC_A_EVT_MCANA_DMA_REQ1 34
345 #define EDMA_MSS_TPCC_A_EVT_MCANA_FE_INT1 35
346 #define EDMA_MSS_TPCC_A_EVT_MCANA_FE_INT2 36
347 #define EDMA_MSS_TPCC_A_EVT_MCANA_FE_INT4 37
348 #define EDMA_MSS_TPCC_A_EVT_MCANB_DMA_REQ0 38
349 #define EDMA_MSS_TPCC_A_EVT_MCANB_DMA_REQ1 39
350 #define EDMA_MSS_TPCC_A_EVT_MCANB_FE_INT1 40
351 #define EDMA_MSS_TPCC_A_EVT_MCANB_FE_INT2 41
352 #define EDMA_MSS_TPCC_A_EVT_MCANB_FE_INT4 42
353 #define EDMA_MSS_TPCC_A_EVT_RTIB_DMA_REQ2 43
354 #define EDMA_MSS_TPCC_A_EVT_RTIB_DMA_REQ3 44
355 #define EDMA_MSS_TPCC_A_EVT_RTIC_DMA_REQ2 45
356 #define EDMA_MSS_TPCC_A_EVT_RTIC_DMA_REQ3 46
357 #define EDMA_MSS_TPCC_A_EVT_FREE_0 47
358 #define EDMA_MSS_TPCC_A_EVT_FREE_1 48
359 #define EDMA_MSS_TPCC_A_EVT_GIO_PAD_INT0 49
360 #define EDMA_MSS_TPCC_A_EVT_GIO_PAD_INT1 50
361 #define EDMA_MSS_TPCC_A_EVT_GIO_PAD_INT2 51
362 #define EDMA_MSS_TPCC_A_EVT_GIO_PAD_INT3 52
363 #define EDMA_MSS_TPCC_A_EVT_GIO_PAD_INT4 53
364 #define EDMA_MSS_TPCC_A_EVT_FREE_2 54
365 #define EDMA_MSS_TPCC_A_EVT_I2C_DMA_REQ0 55
366 #define EDMA_MSS_TPCC_A_EVT_I2C_DMA_REQ1 56
367 #define EDMA_MSS_TPCC_A_EVT_SCIA_RX_DMA_REQ 57
368 #define EDMA_MSS_TPCC_A_EVT_SCIA_TX_DMA_REQ 58
369 #define EDMA_MSS_TPCC_A_EVT_SCIB_RX_DMA_REQ 59
370 #define EDMA_MSS_TPCC_A_EVT_SCIB_TX_DMA_REQ 60
371 #define EDMA_MSS_TPCC_A_EVT_FREE_3 61
372 #define EDMA_MSS_TPCC_A_EVT_FREE_4 62
373 #define EDMA_MSS_TPCC_A_EVT_CBUFF_DMA_REQ 63
376 #define EDMA_MSS_TPCC_B_EVT_MCRC_DMA_REQ0 0
377 #define EDMA_MSS_TPCC_B_EVT_MCRC_DMA_REQ1 1
378 #define EDMA_MSS_TPCC_B_EVT_ETPWMA_DMA_REQ0 2
379 #define EDMA_MSS_TPCC_B_EVT_ETPWMA_DMA_REQ1 3
380 #define EDMA_MSS_TPCC_B_EVT_ETPWMB_DMA_REQ0 4
381 #define EDMA_MSS_TPCC_B_EVT_ETPWMB_DMA_REQ1 5
382 #define EDMA_MSS_TPCC_B_EVT_ETPWMC_DMA_REQ0 6
383 #define EDMA_MSS_TPCC_B_EVT_ETPWMC_DMA_REQ1 7
384 #define EDMA_MSS_TPCC_B_EVT_MCANA_DMA_REQ0 8
385 #define EDMA_MSS_TPCC_B_EVT_MCANA_DMA_REQ1 9
386 #define EDMA_MSS_TPCC_B_EVT_MCANB_DMA_REQ0 10
387 #define EDMA_MSS_TPCC_B_EVT_MCANB_DMA_REQ1 11
388 #define EDMA_MSS_TPCC_B_EVT_FREE_0 12
389 #define EDMA_MSS_TPCC_B_EVT_FREE_1 13
390 #define EDMA_MSS_TPCC_B_EVT_FREE_2 14
391 #define EDMA_MSS_TPCC_B_EVT_FREE_3 15
392 #define EDMA_MSS_TPCC_B_EVT_GIO_PAD_INT0 16
393 #define EDMA_MSS_TPCC_B_EVT_GIO_PAD_INT1 17
394 #define EDMA_MSS_TPCC_B_EVT_GIO_PAD_INT2 18
395 #define EDMA_MSS_TPCC_B_EVT_GIO_PAD_INT3 19
396 #define EDMA_MSS_TPCC_B_EVT_GIO_PAD_INT4 20
397 #define EDMA_MSS_TPCC_B_EVT_FREE_4 21
398 #define EDMA_MSS_TPCC_B_EVT_FREE_5 22
399 #define EDMA_MSS_TPCC_B_EVT_FREE_6 23
400 #define EDMA_MSS_TPCC_B_EVT_FREE_7 24
401 #define EDMA_MSS_TPCC_B_EVT_FREE_8 25
402 #define EDMA_MSS_TPCC_B_EVT_DTHE_SHA_DMA_REQ0 26
403 #define EDMA_MSS_TPCC_B_EVT_DTHE_SHA_DMA_REQ1 27
404 #define EDMA_MSS_TPCC_B_EVT_DTHE_SHA_DMA_REQ2 28
405 #define EDMA_MSS_TPCC_B_EVT_DTHE_SHA_DMA_REQ3 29
406 #define EDMA_MSS_TPCC_B_EVT_DTHE_SHA_DMA_REQ4 30
407 #define EDMA_MSS_TPCC_B_EVT_DTHE_SHA_DMA_REQ5 31
408 #define EDMA_MSS_TPCC_B_EVT_DTHE_AES_DMA_REQ0 32
409 #define EDMA_MSS_TPCC_B_EVT_DTHE_AES_DMA_REQ1 33
410 #define EDMA_MSS_TPCC_B_EVT_DTHE_AES_DMA_REQ2 34
411 #define EDMA_MSS_TPCC_B_EVT_DTHE_AES_DMA_REQ3 35
412 #define EDMA_MSS_TPCC_B_EVT_DTHE_AES_DMA_REQ4 36
413 #define EDMA_MSS_TPCC_B_EVT_DTHE_AES_DMA_REQ5 37
414 #define EDMA_MSS_TPCC_B_EVT_DTHE_AES_DMA_REQ6 38
415 #define EDMA_MSS_TPCC_B_EVT_DTHE_AES_DMA_REQ7 39
416 #define EDMA_MSS_TPCC_B_EVT_FREE_9 40
417 #define EDMA_MSS_TPCC_B_EVT_FREE_10 41
418 #define EDMA_MSS_TPCC_B_EVT_FREE_11 42
419 #define EDMA_MSS_TPCC_B_EVT_MCANA_FE_INT1 43
420 #define EDMA_MSS_TPCC_B_EVT_MCANA_FE_INT2 44
421 #define EDMA_MSS_TPCC_B_EVT_MCANA_FE_INT3 45
422 #define EDMA_MSS_TPCC_B_EVT_MCANA_FE_INT4 46
423 #define EDMA_MSS_TPCC_B_EVT_MCANA_FE_INT5 47
424 #define EDMA_MSS_TPCC_B_EVT_MCANA_FE_INT6 48
425 #define EDMA_MSS_TPCC_B_EVT_MCANA_FE_INT7 49
426 #define EDMA_MSS_TPCC_B_EVT_MCANB_FE_INT1 50
427 #define EDMA_MSS_TPCC_B_EVT_MCANB_FE_INT2 51
428 #define EDMA_MSS_TPCC_B_EVT_MCANB_FE_INT3 52
429 #define EDMA_MSS_TPCC_B_EVT_MCANB_FE_INT4 53
430 #define EDMA_MSS_TPCC_B_EVT_MCANB_FE_INT5 54
431 #define EDMA_MSS_TPCC_B_EVT_MCANB_FE_INT6 55
432 #define EDMA_MSS_TPCC_B_EVT_MCANB_FE_INT7 56
433 #define EDMA_MSS_TPCC_B_EVT_FREE_12 57
434 #define EDMA_MSS_TPCC_B_EVT_FREE_13 58
435 #define EDMA_MSS_TPCC_B_EVT_FREE_14 59
436 #define EDMA_MSS_TPCC_B_EVT_FREE_15 60
437 #define EDMA_MSS_TPCC_B_EVT_FREE_16 61
438 #define EDMA_MSS_TPCC_B_EVT_FREE_17 62
439 #define EDMA_MSS_TPCC_B_EVT_FREE_18 63
442 #define EDMA_RCSS_TPCC_A_EVT_SPIA_DMA_REQ0 0
443 #define EDMA_RCSS_TPCC_A_EVT_SPIA_DMA_REQ1 1
444 #define EDMA_RCSS_TPCC_A_EVT_SPIA_DMA_REQ2 2
445 #define EDMA_RCSS_TPCC_A_EVT_SPIA_DMA_REQ3 3
446 #define EDMA_RCSS_TPCC_A_EVT_SPIA_DMA_REQ4 4
447 #define EDMA_RCSS_TPCC_A_EVT_SPIA_DMA_REQ5 5
448 #define EDMA_RCSS_TPCC_A_EVT_SPIB_DMA_REQ0 6
449 #define EDMA_RCSS_TPCC_A_EVT_SPIB_DMA_REQ1 7
450 #define EDMA_RCSS_TPCC_A_EVT_SPIB_DMA_REQ2 8
451 #define EDMA_RCSS_TPCC_A_EVT_SPIB_DMA_REQ3 9
452 #define EDMA_RCSS_TPCC_A_EVT_SPIB_DMA_REQ4 10
453 #define EDMA_RCSS_TPCC_A_EVT_SPIB_DMA_REQ5 11
454 #define EDMA_RCSS_TPCC_A_EVT_ECAP_DMA_REQ 12
455 #define EDMA_RCSS_TPCC_A_EVT_FREE_0 13
456 #define EDMA_RCSS_TPCC_A_EVT_FREE_1 14
457 #define EDMA_RCSS_TPCC_A_EVT_FREE_2 15
458 #define EDMA_RCSS_TPCC_A_EVT_CSI2A_EOF_INT 16
459 #define EDMA_RCSS_TPCC_A_EVT_CSI2A_EOL_INT 17
460 #define EDMA_RCSS_TPCC_A_EVT_CSI2A_EOL_CNTX0_INT 18
461 #define EDMA_RCSS_TPCC_A_EVT_CSI2A_EOL_CNTX1_INT 19
462 #define EDMA_RCSS_TPCC_A_EVT_CSI2A_EOL_CNTX2_INT 20
463 #define EDMA_RCSS_TPCC_A_EVT_CSI2A_EOL_CNTX3_INT 21
464 #define EDMA_RCSS_TPCC_A_EVT_CSI2A_EOL_CNTX4_INT 22
465 #define EDMA_RCSS_TPCC_A_EVT_CSI2A_EOL_CNTX5_INT 23
466 #define EDMA_RCSS_TPCC_A_EVT_CSI2A_EOL_CNTX6_INT 24
467 #define EDMA_RCSS_TPCC_A_EVT_CSI2A_EOL_CNTX7_INT 25
468 #define EDMA_RCSS_TPCC_A_EVT_CSI2A_SOF_TRIG0_INT 26
469 #define EDMA_RCSS_TPCC_A_EVT_CSI2A_SOF_TRIG1_INT 27
470 #define EDMA_RCSS_TPCC_A_EVT_FREE_3 28
471 #define EDMA_RCSS_TPCC_A_EVT_FREE_4 29
472 #define EDMA_RCSS_TPCC_A_EVT_FREE_5 30
473 #define EDMA_RCSS_TPCC_A_EVT_FREE_6 31
474 #define EDMA_RCSS_TPCC_A_EVT_CSI2B_EOF_INT 32
475 #define EDMA_RCSS_TPCC_A_EVT_CSI2B_EOL_INT 33
476 #define EDMA_RCSS_TPCC_A_EVT_CSI2B_EOL_CNTX0_INT 34
477 #define EDMA_RCSS_TPCC_A_EVT_CSI2B_EOL_CNTX1_INT 35
478 #define EDMA_RCSS_TPCC_A_EVT_CSI2B_EOL_CNTX2_INT 36
479 #define EDMA_RCSS_TPCC_A_EVT_CSI2B_EOL_CNTX3_INT 37
480 #define EDMA_RCSS_TPCC_A_EVT_CSI2B_EOL_CNTX4_INT 38
481 #define EDMA_RCSS_TPCC_A_EVT_CSI2B_EOL_CNTX5_INT 39
482 #define EDMA_RCSS_TPCC_A_EVT_CSI2B_EOL_CNTX6_INT 40
483 #define EDMA_RCSS_TPCC_A_EVT_CSI2B_EOL_CNTX7_INT 41
484 #define EDMA_RCSS_TPCC_A_EVT_CSI2B_SOF_TRIG0_INT 42
485 #define EDMA_RCSS_TPCC_A_EVT_CSI2B_SOF_TRIG1_INT 43
486 #define EDMA_RCSS_TPCC_A_EVT_SCIA_TX_SINGLE_REQ 44
487 #define EDMA_RCSS_TPCC_A_EVT_SCIA_TX_BURST_REQ 45
488 #define EDMA_RCSS_TPCC_A_EVT_FREE_7 46
489 #define EDMA_RCSS_TPCC_A_EVT_FREE_8 47
490 #define EDMA_RCSS_TPCC_A_EVT_MCASPA_TX_REQ 48
491 #define EDMA_RCSS_TPCC_A_EVT_MCASPB_TX_REQ 49
492 #define EDMA_RCSS_TPCC_A_EVT_MCASPC_TX_REQ 50
493 #define EDMA_RCSS_TPCC_A_EVT_MCASPA_RX_REQ 51
494 #define EDMA_RCSS_TPCC_A_EVT_MCASPB_RX_REQ 52
495 #define EDMA_RCSS_TPCC_A_EVT_MCASPC_RX_REQ 53
496 #define EDMA_RCSS_TPCC_A_EVT_I2CA_TX_DMA_REQ 54
497 #define EDMA_RCSS_TPCC_A_EVT_I2CA_RX_DMA_REQ 55
498 #define EDMA_RCSS_TPCC_A_EVT_I2CB_TX_DMA_REQ 56
499 #define EDMA_RCSS_TPCC_A_EVT_I2CB_RX_DMA_REQ 57
500 #define EDMA_RCSS_TPCC_A_EVT_SCIA_RX_SINGLE_REQ 58
501 #define EDMA_RCSS_TPCC_A_EVT_SCIA_RX_BURST_REQ 59
502 #define EDMA_RCSS_TPCC_A_EVT_FREE_9 60
503 #define EDMA_RCSS_TPCC_A_EVT_FREE_10 61
504 #define EDMA_RCSS_TPCC_A_EVT_FREE_11 62
505 #define EDMA_RCSS_TPCC_A_EVT_FREE_12 63
508 #define EDMA_DSS_TPCC_A_NUM_PARAM_SETS (128U)
509 #define EDMA_DSS_TPCC_A_NUM_DMA_CHANS (64U)
510 #define EDMA_DSS_TPCC_A_NUM_TC (2U)
512 #define EDMA_DSS_TPCC_B_NUM_PARAM_SETS (128U)
513 #define EDMA_DSS_TPCC_B_NUM_DMA_CHANS (64U)
514 #define EDMA_DSS_TPCC_B_NUM_TC (2U)
516 #define EDMA_DSS_TPCC_C_NUM_PARAM_SETS (256U)
517 #define EDMA_DSS_TPCC_C_NUM_DMA_CHANS (64U)
521 #define EDMA_DSS_TPCC_C_NUM_TC (2U)
523 #define EDMA_RCSS_TPCC_A_NUM_PARAM_SETS (128U)
524 #define EDMA_RDSS_TPCC_A_NUM_DMA_CHANS (64U)
525 #define EDMA_RCSS_TPCC_A_NUM_TC (2U)
527 #define EDMA_MSS_TPCC_A_NUM_PARAM_SETS (128U)
528 #define EDMA_MSS_TPCC_A_NUM_DMA_CHANS (64U)
529 #define EDMA_MSS_TPCC_A_NUM_TC (2U)
531 #define EDMA_MSS_TPCC_B_NUM_PARAM_SETS (128U)
532 #define EDMA_MSS_TPCC_B_NUM_DMA_CHANS (64U)
533 #define EDMA_MSS_TPCC_B_NUM_TC (1U)
535 #define EDMA_HSM_TPCC_A_NUM_PARAM_SETS (128U)
536 #define EDMA_HSM_TPCC_A_NUM_TC (2U)
538 #define EDMA_TPCC_ERRAGG_TPCC_EERINT__POS (0U)
539 #define EDMA_TPCC_INTAGG_TPCC_INTG__POS (0U)
540 #define EDMA_TPCC_ERRAGG_TPTC_MIN_ERR__POS (2U)
542 #define EDMA_DSS_NUM_CC 4
544 #define EDMA_DSS_MAX_NUM_TC CSL_MAX(EDMA_DSS_TPCC_A_NUM_TC, \
545 CSL_MAX(EDMA_DSS_TPCC_B_NUM_TC, \
546 CSL_MAX(EDMA_DSS_TPCC_C_NUM_TC, \
547 EDMA_RCSS_TPCC_A_NUM_TC)))
549 #define EDMA_MSS_NUM_CC 6
551 #define EDMA_MSS_MAX_NUM_TC CSL_MAX(EDMA_MSS_TPCC_A_NUM_TC, \
552 CSL_MAX(EDMA_MSS_TPCC_B_NUM_TC, \
553 CSL_MAX(EDMA_DSS_TPCC_A_NUM_TC, \
554 CSL_MAX(EDMA_DSS_TPCC_B_NUM_TC, \
555 CSL_MAX(EDMA_DSS_TPCC_C_NUM_TC, \
556 EDMA_RCSS_TPCC_A_NUM_TC)))))
561 #define HWA_NUM_INSTANCES (1U)
564 #define SOC_HWA_NUM_MEM_BANKS (8U)
566 #define SOC_HWA_NUM_PARAM_SETS (64U)
568 #define SOC_HWA_NUM_DMA_CHANNEL (32U)
570 #define SOC_HWA_NUM_CSIRX_IRQS (20U)
572 #define SOC_HWA_MEM_SIZE (CSL_DSS_HWA_BANK_SIZE * SOC_HWA_NUM_MEM_BANKS)
577 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_0_LINE_END (0U)
578 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_1_LINE_END (1U)
579 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_2_LINE_END (2U)
580 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_3_LINE_END (3U)
581 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_4_LINE_END (4U)
582 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_5_LINE_END (5U)
583 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_6_LINE_END (6U)
584 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_CONTEXT_7_LINE_END (7U)
585 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_FRAME_START_0 (8U)
586 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2B_FRAME_START_1 (9U)
588 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_0_LINE_END (10U)
589 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_1_LINE_END (11U)
590 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_2_LINE_END (12U)
591 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_3_LINE_END (13U)
592 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_4_LINE_END (14U)
593 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_5_LINE_END (15U)
594 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_6_LINE_END (16U)
595 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_CONTEXT_7_LINE_END (17U)
596 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_FRAME_START_0 (18U)
597 #define HWA_HARDWARE_TRIGGER_SOURCE_CSI2A_FRAME_START_1 (19U)
604 #define MSS_SYS_VCLK 200000000U
605 #define R5F_CLOCK_MHZ 400U
610 #if (__ARM_ARCH == 7) && (__ARM_ARCH_PROFILE == 'R')
611 #define CSL_CACHE_L1P_LINESIZE (32U)
612 #define CSL_CACHE_L1D_LINESIZE (32U)
613 #elif defined(_TMS320C6X)
614 #define CSL_CACHE_L1P_LINESIZE (32U)
615 #define CSL_CACHE_L1D_LINESIZE (64U)
616 #define CSL_CACHE_L2_LINESIZE (128U)