AM263Px MCU+ SDK
09.01.00
cslr_soc_defines.h
Go to the documentation of this file.
1
/*
2
* Copyright (C) 2020 Texas Instruments Incorporated
3
*
4
* Redistribution and use in source and binary forms, with or without
5
* modification, are permitted provided that the following conditions
6
* are met:
7
*
8
* Redistributions of source code must retain the above copyright
9
* notice, this list of conditions and the following disclaimer.
10
*
11
* Redistributions in binary form must reproduce the above copyright
12
* notice, this list of conditions and the following disclaimer in the
13
* documentation and/or other materials provided with the
14
* distribution.
15
*
16
* Neither the name of Texas Instruments Incorporated nor the names of
17
* its contributors may be used to endorse or promote products derived
18
* from this software without specific prior written permission.
19
*
20
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31
*
32
*/
33
34
#ifndef CSLR_SOC_DEFINES_H_
35
#define CSLR_SOC_DEFINES_H_
36
37
/* ========================================================================== */
38
/* Include Files */
39
/* ========================================================================== */
40
#include <stdint.h>
41
42
43
44
#ifdef __cplusplus
45
extern
"C"
{
46
#endif
47
48
/* ========================================================================== */
49
/* Macros & Typedefs */
50
/* ========================================================================== */
52
#define CSL_UART_PER_CNT (6U)
53
55
#define CSL_SPI_PER_CNT (5U)
56
58
#define CSL_LIN_PER_CNT (5U)
59
61
#define CSL_I2C_PER_CNT (4U)
62
64
#define CSL_MCAN_PER_CNT (4U)
65
67
#define CSL_ETPWM_PER_CNT (32U)
68
70
#define CSL_ECAP_PER_CNT (10U)
71
73
#define CSL_EQEP_PER_CNT (3U)
74
76
#define CSL_SDFM_PER_CNT (2U)
77
79
#define CSL_ADC_PER_CNT (5U)
80
82
#define CSL_CMPSSA_PER_CNT (10U)
83
85
#define CSL_CMPSSB_PER_CNT (10U)
86
88
#define SOC_EDMA_NUM_DMACH (64U)
89
90
#define SOC_EDMA_NUM_QDMACH (8U)
91
92
#define SOC_EDMA_NUM_PARAMSETS (256U)
93
94
#define SOC_EDMA_NUM_EVQUE (2U)
95
96
#define SOC_EDMA_CHMAPEXIST (1U)
97
98
#define SOC_EDMA_NUM_REGIONS (8U)
99
100
#define SOC_EDMA_MEMPROTECT (1U)
101
102
#define MCAN_MSG_RAM_MAX_WORD_COUNT (4352U)
103
110
#define CSL_CORE_ID_R5FSS0_0 (0U)
111
#define CSL_CORE_ID_R5FSS0_1 (1U)
112
#define CSL_CORE_ID_R5FSS1_0 (2U)
113
#define CSL_CORE_ID_R5FSS1_1 (3U)
114
#define CSL_CORE_ID_MAX (4U)
115
123
#define PRIV_ID_M4FSS0_0 (1U)
124
#define PRIV_ID_R5FSS0_0 (4U)
125
#define PRIV_ID_R5FSS0_1 (5U)
126
#define PRIV_ID_R5FSS1_0 (6U)
127
#define PRIV_ID_R5FSS1_1 (7U)
128
#define PRIV_ID_ICSSM (9U)
129
#define PRIV_ID_CPSW (10U)
130
133
/***********************************************************************
134
* MSS - CLOCK setting
135
***********************************************************************/
136
/* Sys_vclk : 200MHz */
137
#define MSS_SYS_VCLK 200000000U
138
#define R5F_CLOCK_MHZ 400U
139
147
#define CSL_ARM_R5_CLUSTER_GROUP_ID_0 ((uint32_t) 0x00U)
148
149
#define CSL_ARM_R5_CLUSTER_GROUP_ID_1 ((uint32_t) 0x01U)
150
159
#define CSL_ARM_R5_CPU_ID_0 ((uint32_t) 0x00U)
160
161
#define CSL_ARM_R5_CPU_ID_1 ((uint32_t) 0x01U)
162
164
/***********************************************************************
165
* Cache line size definitions
166
***********************************************************************/
167
/* Cache line size definitions */
168
#if (__ARM_ARCH == 7) && (__ARM_ARCH_PROFILE == 'R')
/* R5F */
169
#define CSL_CACHE_L1P_LINESIZE (32U)
170
#define CSL_CACHE_L1D_LINESIZE (32U)
171
#elif (__ARM_ARCH == 7) && (__ARM_ARCH_PROFILE == 'M')
/* M4F */
172
/* No cache support */
173
#endif
174
175
/* ========================================================================== */
176
/* Structures and Enums */
177
/* ========================================================================== */
178
179
/* None */
180
181
/* ========================================================================== */
182
/* Global Variables */
183
/* ========================================================================== */
184
185
/* None */
186
187
/* ========================================================================== */
188
/* Function Declarations */
189
/* ========================================================================== */
190
191
/* None */
192
193
#ifdef __cplusplus
194
}
195
#endif
196
197
#endif
/* CSLR_SOC_DEFINES_H_ */
source
drivers
hw_include
am263px
cslr_soc_defines.h
generated by
1.8.20