AM243x MCU+ SDK  09.02.00
tisci_rm_irq.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2017-2024 Texas Instruments Incorporated
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions
6  * are met:
7  *
8  * Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10  *
11  * Redistributions in binary form must reproduce the above copyright
12  * notice, this list of conditions and the following disclaimer in the
13  * documentation and/or other materials provided with the
14  * distribution.
15  *
16  * Neither the name of Texas Instruments Incorporated nor the names of
17  * its contributors may be used to endorse or promote products derived
18  * from this software without specific prior written permission.
19  *
20  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31  *
32  */
54 #ifndef RM_TISCI_IRQ_H
55 #define RM_TISCI_IRQ_H
56 
57 #ifdef __cplusplus
58 extern "C"
59 {
60 #endif
61 
62 
63 
68 #define TISCI_MSG_VALUE_RM_DST_ID_VALID (1u << 0u)
69 
73 #define TISCI_MSG_VALUE_RM_DST_HOST_IRQ_VALID (1u << 1u)
74 
78 #define TISCI_MSG_VALUE_RM_IA_ID_VALID (1u << 2u)
79 
83 #define TISCI_MSG_VALUE_RM_VINT_VALID (1u << 3u)
84 
88 #define TISCI_MSG_VALUE_RM_GLOBAL_EVENT_VALID (1u << 4u)
89 
93 #define TISCI_MSG_VALUE_RM_VINT_STATUS_BIT_INDEX_VALID (1u << 5u)
94 
203  struct tisci_header hdr;
204  uint32_t valid_params;
205  uint16_t src_id;
206  uint16_t src_index;
207  uint16_t dst_id;
208  uint16_t dst_host_irq;
209  uint16_t ia_id;
210  uint16_t vint;
211  uint16_t global_event;
213  uint8_t secondary_host;
214 } __attribute__((__packed__));
215 
223  struct tisci_header hdr;
224 } __attribute__((__packed__));
225 
333  struct tisci_header hdr;
334  uint32_t valid_params;
335  uint16_t src_id;
336  uint16_t src_index;
337  uint16_t dst_id;
338  uint16_t dst_host_irq;
339  uint16_t ia_id;
340  uint16_t vint;
341  uint16_t global_event;
343  uint8_t secondary_host;
344 } __attribute__((__packed__));
345 
353  struct tisci_header hdr;
354 } __attribute__((__packed__));
355 
356 
357 #ifdef __cplusplus
358 }
359 #endif
360 
361 #endif /* RM_TISCI_IRQ_H */
362 
tisci_msg_rm_irq_set_req::src_index
uint16_t src_index
Definition: tisci_rm_irq.h:206
tisci_msg_rm_irq_release_req::dst_host_irq
uint16_t dst_host_irq
Definition: tisci_rm_irq.h:338
tisci_msg_rm_irq_release_req::vint
uint16_t vint
Definition: tisci_rm_irq.h:340
tisci_msg_rm_irq_release_req::dst_id
uint16_t dst_id
Definition: tisci_rm_irq.h:337
tisci_msg_rm_irq_release_req::valid_params
uint32_t valid_params
Definition: tisci_rm_irq.h:334
tisci_msg_rm_irq_set_req::dst_host_irq
uint16_t dst_host_irq
Definition: tisci_rm_irq.h:208
tisci_msg_rm_irq_release_req::global_event
uint16_t global_event
Definition: tisci_rm_irq.h:341
tisci_msg_rm_irq_set_req::src_id
uint16_t src_id
Definition: tisci_rm_irq.h:205
tisci_msg_rm_irq_set_req
Configures peripherals within the interrupt subsystem according to the valid configuration provided....
Definition: tisci_rm_irq.h:202
tisci_msg_rm_irq_set_req::vint_status_bit_index
uint8_t vint_status_bit_index
Definition: tisci_rm_irq.h:212
tisci_msg_rm_irq_set_req::dst_id
uint16_t dst_id
Definition: tisci_rm_irq.h:207
tisci_msg_rm_irq_set_req::global_event
uint16_t global_event
Definition: tisci_rm_irq.h:211
tisci_msg_rm_irq_set_req::hdr
struct tisci_header hdr
Definition: tisci_rm_irq.h:203
tisci_msg_rm_irq_set_req::vint
uint16_t vint
Definition: tisci_rm_irq.h:210
tisci_msg_rm_irq_set_resp::hdr
struct tisci_header hdr
Definition: tisci_rm_irq.h:223
tisci_msg_rm_irq_release_req::src_index
uint16_t src_index
Definition: tisci_rm_irq.h:336
tisci_msg_rm_irq_release_resp::hdr
struct tisci_header hdr
Definition: tisci_rm_irq.h:353
tisci_msg_rm_irq_set_req::valid_params
uint32_t valid_params
Definition: tisci_rm_irq.h:204
__attribute__
struct tisci_msg_rm_irq_set_req __attribute__((__packed__))
tisci_msg_rm_irq_set_req::ia_id
uint16_t ia_id
Definition: tisci_rm_irq.h:209
tisci_header
Header that prefixes all TISCI messages.
Definition: tisci_protocol.h:94
tisci_msg_rm_irq_set_resp
Response to setting a peripheral to processor interrupt.
Definition: tisci_rm_irq.h:222
tisci_msg_rm_irq_release_req::ia_id
uint16_t ia_id
Definition: tisci_rm_irq.h:339
tisci_msg_rm_irq_set_req::secondary_host
uint8_t secondary_host
Definition: tisci_rm_irq.h:213
tisci_msg_rm_irq_release_req::secondary_host
uint8_t secondary_host
Definition: tisci_rm_irq.h:343
tisci_msg_rm_irq_release_req::hdr
struct tisci_header hdr
Definition: tisci_rm_irq.h:333
tisci_msg_rm_irq_release_resp
Response to releasing a peripheral to processor interrupt.
Definition: tisci_rm_irq.h:352
tisci_msg_rm_irq_release_req
Releases interrupt peripheral resources according to the valid configuration provided....
Definition: tisci_rm_irq.h:332
tisci_msg_rm_irq_release_req::src_id
uint16_t src_id
Definition: tisci_rm_irq.h:335
tisci_msg_rm_irq_release_req::vint_status_bit_index
uint8_t vint_status_bit_index
Definition: tisci_rm_irq.h:342