63 #ifndef HWA_VPAC_VISS_H_ 64 #define HWA_VPAC_VISS_H_ 67 #include <VX/vx_kernels.h> 73 #elif defined (VPAC3L) 91 #define TIVX_KERNEL_VPAC_VISS_NAME "com.ti.hwa.vpac_viss" 115 #define TIVX_VPAC_VISS_CMD_SET_DCC_PARAMS (0x30000000u) 130 #define TIVX_VPAC_VISS_CMD_GET_ERR_STATUS (0x30000001u) 135 #define TIVX_VPAC_VISS_CMD_GET_PSA_STATUS (0x30000002u) 147 #define TIVX_VPAC_VISS_MAX_H3A_STAT_NUMBYTES (24576U) 158 #define TIVX_VPAC_VISS_H3A_OUT_BUFF_ALIGN (64U) 167 #define TIVX_VPAC_VISS_H3A_IN_RAW0 (0U) 169 #define TIVX_VPAC_VISS_H3A_IN_RAW1 (1U) 171 #define TIVX_VPAC_VISS_H3A_IN_RAW2 (2U) 173 #define TIVX_VPAC_VISS_H3A_IN_LSC (3U) 176 #define TIVX_VPAC_VISS_H3A_IN_PCID (4U) 179 #define TIVX_VPAC_VISS_H3A_MODE_AEWB (0U) 181 #define TIVX_VPAC_VISS_H3A_MODE_AF (1U) 193 #define TIVX_VPAC_VISS_RAWFE_CFG_ERR_INTR (0x1U) 195 #define TIVX_VPAC_VISS_RAWFE_AEW_PULSE_INTR (0x2U) 197 #define TIVX_VPAC_VISS_RAWFE_AF_PULSE_INTR (0x4U) 199 #define TIVX_VPAC_VISS_RAWFE_H3A_PULSE_INTR (0x8U) 201 #define TIVX_VPAC_VISS_RAWFE_H3A_BUF_OVRFLOW_PULSE_INTR (0x10U) 203 #define TIVX_VPAC_VISS_NSF4V_LINEMEM_CFG_ERR_INTR (0x20U) 205 #define TIVX_VPAC_VISS_NSF4V_HBLANK_ERR_INTR (0x40U) 207 #define TIVX_VPAC_VISS_NSF4V_VBLANK_ERR_INTR (0x80U) 209 #define TIVX_VPAC_VISS_GLBCE_CFG_ERR_INTR (0x100U) 211 #define TIVX_VPAC_VISS_GLBCE_FILT_START_INTR (0x200U) 213 #define TIVX_VPAC_VISS_GLBCE_FILT_DONE_INTR (0x400U) 215 #define TIVX_VPAC_VISS_GLBCE_HSYNC_ERR_INTR (0x800U) 217 #define TIVX_VPAC_VISS_GLBCE_VSYNC_ERR_INTR (0x1000U) 219 #define TIVX_VPAC_VISS_GLBCE_VP_ERR_INTR (0x2000U) 221 #define TIVX_VPAC_VISS_FCFA_CFG_ERR_INTR (0x4000U) 226 #define TIVX_VPAC_VISS_FCC_CFG_ERR_INTR (0x8000U) 229 #define TIVX_VPAC_VISS_FCC_OUTIF_OVF_ERR_INTR (0x10000U) 233 #define TIVX_VPAC_VISS_FCC_HIST_READ_ERR_INTR (0x20000U) 235 #define TIVX_VPAC_VISS_EE_CFG_ERR (0x40000U) 237 #define TIVX_VPAC_VISS_EE_SYNCOVF_ERR (0x80000U) 239 #define TIVX_VPAC_VISS_LSE_FR_DONE_EVT_INTR (0x100000U) 241 #define TIVX_VPAC_VISS_LSE_SL2_RD_ERR_INTR (0x200000U) 243 #define TIVX_VPAC_VISS_LSE_SL2_WR_ERR_INTR (0x400000U) 245 #define TIVX_VPAC_VISS_LSE_CAL_VP_ERR_INTR (0x800000U) 247 #define TIVX_VPAC_VISS_LSE_OUT_FR_START_EVT_INTR (0x1000000U) 248 #if defined(VPAC3) || defined(VPAC3L) 250 #define TIVX_VPAC_VISS_RAWFE_X_Y_POINTER (0x2000000U) 253 #define TIVX_VPAC_VISS_CR_CFG_ERR (0x4000000U) 258 #define TIVX_VPAC_VISS_RAWFE_DPC_STATS_READ_ERR (0x8000000U) 261 #define TIVX_VPAC_VISS_WDTIMER_ERR (0x40000000U) 302 uint32_t wb_gains[4];
304 int32_t wb_offsets[4];
void tivx_ae_awb_params_init(tivx_ae_awb_params_t *prms)
Function to initialize AEWB Output Parameters These parameters come from the AEWB algorithm...
uint32_t awb_valid
Definition: hwa_vpac_viss.h:308
Data corresponding to results of 2A algorithm.
Definition: hwa_vpac_viss.h:279
uint32_t exposure_time
Definition: hwa_vpac_viss.h:292
The VISS kernels in this kernel extension.
The VISS kernels in this kernel extension.
uint32_t ae_converged
Definition: hwa_vpac_viss.h:298
void tivx_h3a_aew_config_init(tivx_h3a_aew_config *prms)
Function to initialize H3A aew Config.
void tivxRegisterHwaTargetVpacVissKernels(void)
Function to register HWA Kernels on the vpac_viss Target.
uint32_t h3a_source_data
Definition: hwa_vpac_viss.h:366
The h3a_output data structure used by the TIVX_KERNEL_VISS kernel.
Definition: hwa_vpac_viss.h:348
uint32_t ae_valid
Definition: hwa_vpac_viss.h:296
uint32_t cpu_id
Definition: hwa_vpac_viss.h:372
uint32_t channel_id
Definition: hwa_vpac_viss.h:376
uint32_t size
Definition: hwa_vpac_viss.h:378
void tivxUnRegisterHwaTargetVpacVissKernels(void)
Function to un-register HWA Kernels on the vpac_viss Target.
uint16_t aewwin1_WINW
Definition: hwa_vpac_viss.h:328
uint16_t aewwin1_WINVC
Definition: hwa_vpac_viss.h:330
#define TIVX_VPAC_VISS_H3A_OUT_BUFF_ALIGN
The H3A output memory address alignment.
Definition: hwa_vpac_viss.h:158
The VISS kernels in this kernel extension.
uint16_t aewsubwin_AEWINCH
Definition: hwa_vpac_viss.h:336
uint16_t aewwin1_WINHC
Definition: hwa_vpac_viss.h:332
uint32_t digital_gain
Definition: hwa_vpac_viss.h:300
uint32_t analog_gain
Definition: hwa_vpac_viss.h:294
uint32_t h3a_source_data
Definition: hwa_vpac_viss.h:290
void tivx_h3a_data_init(tivx_h3a_data_t *prms)
Function to initialize H3A data Parameters.
uint32_t awb_converged
Definition: hwa_vpac_viss.h:310
uint32_t color_temperature
Definition: hwa_vpac_viss.h:306
uint16_t aewwin1_WINH
Definition: hwa_vpac_viss.h:326
The configuration data structure used by the TIVX_KERNEL_VISS kernel.
Definition: hwa_vpac_viss1.h:93
tivx_h3a_aew_config aew_config
Definition: hwa_vpac_viss.h:368
H3A AEW configuration data structure used by the TIVX_KERNEL_VISS kernel.
Definition: hwa_vpac_viss.h:323
uint32_t aew_af_mode
Definition: hwa_vpac_viss.h:355
void tivx_vpac_viss_params_init(tivx_vpac_viss_params_t *prms)
Function to initialize VISS Parameters.
#define TIVX_VPAC_VISS_MAX_H3A_STAT_NUMBYTES
Maximum H3A number of bytes in statistics data array.
Definition: hwa_vpac_viss.h:147
The VISS FCP structures in this kernel extension.
uint16_t aewsubwin_AEWINCV
Definition: hwa_vpac_viss.h:334