VHWA Introduction

Contents

  1. Introduction
  2. Licensing
  3. Documentation
  4. What's New
  5. Fixed Issues
  6. Known Issues
  7. VHWA Test Application
  8. Technical Support
  9. Package Versioning
  10. Trainings

Introduction

The Vision Hardware Accelerator (VHWA) provides the logic to interface for MSC, NF, LDC, VISS, DOF and SDE accelerators. This is VHWA FVID2 driver documentation.

Licensing

  • Refer to VHWA manifest Jacinto [HTML]

    • Documentation

    VHWA Static Analysis Report Static Analysis Report [XLSX]
    VHWA Driver API Guide API Guide [HTML]
    VHWA Standalone applications performance Performance Statistics [XLSX]
    VHWA Test Report (J721E, J721S2, J742s2, J784s4, J722S) Test Report [XLSX]
    VHWA Bidirectional Report (J721E, J721S2, J742s2, J784s4, J722S) Bi-Directional Traceability Report [XLSX]

    What's New

    Fixed Issues

    ID Summary
    PDK-20558 [LDC]: Added support for disabling Luma/Chroma Dual output LUT
    PDK-20385 [VISS]: Fixed PWL LUTs to be properly disabled after being enabled for LLD testcases
    PDK-20284 Fixed failure on Flexconnect Safety test case related to 3 inputs to VISS
    PDK-20268 Fixed Flexconnect and VISS chroma and luma only test case
    PDK-20258 Fixed multihandle Flexconnect test case for AM62A and J722s
    PDK-20160 [VHWA]: Fixed newly identified Klockwork violations after migration to 25.2
    PDK-20099 VPAC10 Safety Mechanim: Fixed LDC status registers mismatch
    PDK-19963 VPAC7 Safety Mechanim: Optimized VISS DMA TR preparation
    PDK-19867 VPAC7 Safety Mechanim: Fixed MSC readback for DMA consumer schedulers for MSC0 and MSC1
    PDK-19866 VPAC10 Safety Mechanim: Fixed incorrect LDC HTS HWA scheduler control status readback
    PDK-19853 Fixed incorrect lock release for VPAC0 vs VPAC1 in VISS and added flags to check redundant lock release
    PDK-19852 Enabled one-shot and continuous mode for Safety mechanisms to support A72 frame-triggering limitations
    PDK-19505 VHWA: HTS: Fixed HWA0_PA3_CONTROL to be properly disabled after being enabled by previous testcases
    PDK-19330 [VPAC 7 Safety Mechanim] Fixed LDC LUT Configuration Register Readback mismatch
    PDK-19301 [VHWA]: Fixed remaining non-critical MISRA issues
    PDK-19265 [VISS VPAC10 Safety Mechanim] Fixed VISS GLBCE INT STAT check when GLBCE is off
    PDK-19258 [VISS VPAC7 Safety Mechanim] Fixed UDMA cache alignment for VISS-DMA config and GLBCE ctx save/restore
    PDK-19184 VISS: Fixed EE LUTs configuration to use CSL masks

    Known Issues

    ID Summary
    PDK-12683 Chroma only output is not correct from Human Vision Pipeline when machine vision is enabled.
    PDK-12681 Incorrect access of luma and chroma channel in luma only and chroma only mode causes corruption.
    PDK-13247 AEWB output incorrect for VISS for Three Frame Merge with two YUV420, saturation and AEWB output
    PDK-12860 [VHWA-VISS]: Error check missing while setting VISS module specific configuration
    - [VHWA]: DPC stats enable MMR is not configurable from VHWA VPAC3L.
    - [VHWA]: DCC live tuning for AWB is not working properly on AM62A
    - [VHWA]: GLBCE context save and restore requires validation using low level driver test case for J722S and AM62A
    - [VPAC]: AF output incorrect for VISS for Three Frame Merge with two YUV420, saturation and AF output
    PDK-19176 Updating Configurations for SDE will not take effect if the control command for the same is invoked between frame processing for the same handle.
    SITSW-11753 / PDK-20392 Failure on CSL_nsf4vSetConfig VISS-PCID test case for AM62A / J722S
    SITSW-11752 / PDK-20393 Failure on "VISS-PCID for single RAW input and irRemapLut Enabled 1920x1080 - YUV, IR" test case for AM62A / J722S
    SITSW-11992 / PDK-20394 H3a output mismatch for LLD testcases on AM62A / J722S
    PDK-20333 [VPAC7 Safety Mechanism] Optimization for Readback comparison using MCRC is yet to be fulfilled
    PDK-20332 [VPAC5 Safety Mechanism] VPAC5 doesn't include CTSET/Module source interrupts validation for INTD
    ISS-1589 [Imaging]: VPAC9 Safety Mechanism LBIST, R5 crashes if multicamera application exits before LBIST
    ISS-1590 [Imaging]: VPAC9 Safety Mechanism LBIST, MSC coefficients not re-configured correctly if MSC VPAC7 is enabled at lower frequency
    PDK-20976 VISS: Few Negative testcases failing
    PDK-20978 MSC: Few Negative testcases failing
    PDK-20977 LDC: Few Negative testcases failing

    Application Examples

    VHWA Module Test Application Supported Platform Supported Cores
    VISS baremetal, freertos, safertos

    baremetal, freertos, safertos

    baremetal, freertos, safertos

    baremetal, freertos

    baremetal, freertos

    baremetal, freertos

    		J721S2

    J721E

    J784S4

    J742S2

    J722S

    AM62A

    		mcu2_0

    mcu2_0

    mcu2_0, mcu4_0

    mcu2_0, mcu4_0

    main_r5

    wakeup_r5

    LDC baremetal, freertos, safertos

    baremetal, freertos, safertos

    baremetal, freertos, safertos

    baremetal, freertos

    baremetal, freertos

    baremetal, freertos

    		J721S2

    J721E

    J784S4

    J742S2

    J722S

    AM62A

    		mcu2_0

    mcu2_0

    mcu2_0, mcu4_0

    mcu2_0, mcu4_0

    main_r5

    wakeup_r5

    MSC baremetal, freertos, safertos

    baremetal, freertos, safertos

    baremetal, freertos, safertos

    baremetal, freertos

    baremetal, freertos

    baremetal, freertos

    		J721S2

    J721E

    J784S4

    J742S2

    J722S

    AM62A

    		mcu2_0

    mcu2_0

    mcu2_0, mcu4_0

    mcu2_0, mcu4_0

    main_r5

    wakeup_r5

    DOF baremetal, freertos, freertos-negative, safertos

    baremetal, freertos, safertos

    baremetal, freertos, freertos-negative, safertos

    baremetal, freertos, freertos-negative

    baremetal, freertos

    baremetal, freertos

    		J721S2

    J721E

    J784S4

    J742S2

    J722S

    AM62A

    		mcu2_1

    mcu2_1

    mcu2_1

    mcu2_1

    main_r5

    wakeup_r5

    SDE baremetal, freertos, freertos-negative, safertos

    baremetal, freertos, safertos

    baremetal, freertos, freertos-negative, safertos

    baremetal, freertos, freertos-negative

    baremetal, freertos

    baremetal, freertos

    		J721S2

    J721E

    J784S4

    J742S2

    J722S

    AM62A

    		mcu2_1

    mcu2_1

    mcu2_1

    mcu2_1

    main_r5

    wakeup_r5

    Steps to run VHWA test applications:

    For VPAC1 and VPAC3 devices

    cd pdk/packages/ti/drv/vhwa/

    make help

    VHWA example build

    make vhwa_msc_baremetal_testapp BOARD=j721s2_evm SOC=j721s2 CORE=mcu2_0 BUILD_PROFILE=debug

    For VPAC3L devices:

    Navigate to mcu_plus_sdk path

    make DEVICE=j722s gen-buildfiles

    cd test/unity/

    make -f makefile.j722s.r5f.ti-arm-clang

    cd ../../

    make -s -f makefile.j722s all DEVICE=j722s PROFILE=release

    make -C source/drivers/vhwa -f makefile.j722s.main-r5fss0-0.ti-arm-clang PROFILE=release

    Steps to run DOF, SDE Negative test applications:

    For VPAC3 devices

    cd pdk/packages/ti/drv/vhwa/

    make help

    Build the negative test application using the following command:

    make vhwa_sde_negative_testapp_freertos BOARD=j721s2_evm SOC=$SOC CORE=mcu2_1 BUILD_PROFILE=release VHWA_NEGATIVE_TEST=true

    For negative test with FOCO WDTimer error, change the true flag like so:

    make vhwa_sde_negative_testapp_freertos BOARD=j721s2_evm SOC=$SOC CORE=mcu2_1 BUILD_PROFILE=release VHWA_NEGATIVE_FOCO_TEST=true

    The test binary will be created at the following path:
    pdk/packages/ti/binary/vhwa_sde_testapp_freertos/bin/j721s2_evm/vhwa_sde_testapp_freertos_mcu2_1_debug.xer5f

    Load this binary and run the application.

    To trigger the watchdog timer error, run testcase 3. This is applicable for DOF, SDE and (DOF, SDE) IP's FOCO watchdog timer error.

    NOTE: Test case 3 Image Resolution:

    DOF: 2 MP, 8-bit

    SDE: 1 MP, 8-bit

    Technical Support

    For technical support and additional assistance, contact E2E Forum

    Package Versioning

    Each package version is composed of 4 period-delimited numbers - represented here by the letters M, m, p and b [M.m.p.b]. The table below provides a descriptive reference regarding package version numbering.

    Digit Meaning Description
    1 (M=Major) Major revision Incremented when the new version is substantially different from the previous For example, a new module added or an existing module's algorithm significantly altered.
    2 (m=minor) Minor revision Incremented when the new version has changed but not in a major way. For example, some minor changes in the API or feature set.
    3 (p=patch) Patch number Incremented for all other source code changes. This include any packaging support code.
    4 (b=build) Build number Incremented for each release delivery to CM. Reset for any change to M, m or p

    Trainings

    VHWA Overview VHWA Modules and SW Overview [PPTX]
    		 [PDF]
    Copyright 2024, Texas Instruments Incorporated