Instance: AUX_ANAIF
Component: AUX_ANAIF
Base address: 0x400C9000
AUX Analog Peripheral Control Module
Register Name |
Type |
Register Width (Bits) |
Register Reset |
Address Offset |
Physical Address |
RW |
32 |
0x0000 0000 |
0x0000 0010 |
0x400C 9010 |
|
RO |
32 |
0x0000 0001 |
0x0000 0014 |
0x400C 9014 |
|
RW |
32 |
0x0000 0000 |
0x0000 0018 |
0x400C 9018 |
|
RW |
32 |
0x0000 0000 |
0x0000 001C |
0x400C 901C |
|
RW |
32 |
0x0000 0001 |
0x0000 0020 |
0x400C 9020 |
Address Offset | 0x0000 0010 | ||
Physical Address | 0x400C 9010 | Instance | 0x400C 9010 |
Description | ADC Control | ||
Type | RW |
Bits | Field Name | Description | Type | Reset | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
31:14 | RESERVED14 | Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior. | RO | 0b00 0000 0000 0000 0000 | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
13 | START_POL | Selected active edge for start event / Selected polarity for start event
|
RW | 0 | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
12:8 | START_SRC | Selected source for ADC conversion start event. The start source selected by this field is OR'ed with any trigger coming from writes to ADCTRIG.START. If it is desired to only trigger ADC conversions by writes to ADCTRIG.START one should select NO_EVENT<n> here
|
RW | 0b0 0000 | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
7:2 | RESERVED2 | Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior. | RO | 0b00 0000 | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
1:0 | CMD | ADC interface control command
|
RW | 0b00 |
Address Offset | 0x0000 0014 | ||
Physical Address | 0x400C 9014 | Instance | 0x400C 9014 |
Description | ADC FIFO Status FIFO can hold up to four ADC samples |
||
Type | RO |
Bits | Field Name | Description | Type | Reset | ||
31:5 | RESERVED5 | Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior. | RO | 0b000 0000 0000 0000 0000 0000 0000 | ||
4 | OVERFLOW | FIFO overflow flag. 0: FIFO has not overflowed. 1: FIFO has overflowed, this flag is sticky until FIFO is flushed. |
RO | 0 | ||
3 | UNDERFLOW | FIFO underflow flag. 0: FIFO has not underflowed 1: FIFO has underflowed, this flag is sticky until the FIFO is flushed |
RO | 0 | ||
2 | FULL | FIFO full flag. 0: FIFO is not full, i.e. there is less than 4 samples in the FIFO. 1: FIFO is full, i.e. there are 4 samples in the FIFO |
RO | 0 | ||
1 | ALMOST_FULL | FIFO almost full flag. 0: There is less than 3 samples in the FIFO, or the FIFO is full in which case the FULL flag is asserted 1: There are 3 samples in the FIFO, i.e. there is room for one more sample |
RO | 0 | ||
0 | EMPTY | FIFO empty flag. 0: FIFO contains one or more samples 1: FIFO is empty |
RO | 1 |
Address Offset | 0x0000 0018 | ||
Physical Address | 0x400C 9018 | Instance | 0x400C 9018 |
Description | ADC FIFO | ||
Type | RW |
Bits | Field Name | Description | Type | Reset | ||
31:12 | RESERVED12 | Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior. | RO | 0x0 0000 | ||
11:0 | DATA | FIFO is popped when read. Data is pushed into FIFO when written. Writing is intended for debugging/code development purposes | RW | 0x000 |
Address Offset | 0x0000 001C | ||
Physical Address | 0x400C 901C | Instance | 0x400C 901C |
Description | ADC Trigger | ||
Type | RW |
Bits | Field Name | Description | Type | Reset | ||
31:1 | RESERVED1 | Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior. | RO | 0b000 0000 0000 0000 0000 0000 0000 0000 | ||
0 | START | Writing to this register will trigger an ADC conversion given that ADCCTL.START_SRC is set to NO_EVENT0 or NO_EVENT1. If other setting is used in ADCCTL.START_SRC behavior can be unpredictable | WO | 0 |
Address Offset | 0x0000 0020 | ||
Physical Address | 0x400C 9020 | Instance | 0x400C 9020 |
Description | Current Source Control | ||
Type | RW |
Bits | Field Name | Description | Type | Reset | ||
31:1 | RESERVED1 | Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior. | RO | 0b000 0000 0000 0000 0000 0000 0000 0000 | ||
0 | RESET_N | Current source control 0: Current source is clamped 1: Current source is active/charging |
RW | 1 |
© 2015. Texas Instruments | All Rights Reserved |