1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
32
33 34 35
36 package ti.catalog.c2800;
37
38 /*!
39 * ======== TMS320F28063 ========
40 * The F28063 device data sheet module.
41 *
42 * This module implements the xdc.platform.ICpuDataSheet interface and is used
43 * by platforms to obtain "data sheet" information about this device.
44 */
45 metaonly module TMS320F28063 inherits ITMS320C283xx
46 {
47 instance:
48 override config string cpuCoreRevision = "1.0";
49
50 /*!
51 * ======== memMap ========
52 * The default memory map for this device
53 */
54 config xdc.platform.IPlatform.Memory memMap[string] = [
55 ["MSARAM", {
56 comment: "On-Chip RAM Memory",
57 name: "MSARAM",
58 base: 0x0,
59 len: 0x800,
60 page: 0,
61 space: "code/data"
62 }],
63
64 ["PIEVECT", {
65 comment: "On-Chip PIEVECT RAM Memory",
66 name: "PIEVECT",
67 base: 0xD00,
68 len: 0x100,
69 page: 1,
70 space: "data"
71 }],
72
73 ["L03DPSARAM", {
74 comment: "L0-L3 DPSARAM (8K x 16)",
75 name: "L03DPSARAM",
76 base: 0x8000,
77 len: 0x2000,
78 page: 0,
79 space: "code/data"
80 }],
81
82 ["L4SARAM", {
83 comment: "L4 SARAM (8K x 16)",
84 name: "L4SARAM",
85 base: 0xA000,
86 len: 0x2000,
87 page: 0,
88 space: "code/data"
89 }],
90
91 ["L56DPSARAM", {
92 comment: "L5-L6 DPSARAM (16K x 16)",
93 name: "L56DPSARAM",
94 base: 0xC000,
95 len: 0x4000,
96 page: 0,
97 space: "code/data"
98 }],
99
100 ["OTP", {
101 comment: "1K X 16 OTP memory",
102 name: "OTP",
103 base: 0x3D7800,
104 len: 0x0003FA,
105 page: 0,
106 space: "code"
107 }],
108
109 ["FLASH", {
110 comment: "64K X 16 Flash memory",
111 name: "FLASH",
112 base: 0x3E8000,
113 len: 0x00FF80,
114 page: 0,
115 space: "code"
116 }],
117
118 ["BEGIN", {
119 comment: "FLASH boot entry point",
120 name: "BEGIN",
121 base: 0x3f7ff6,
122 len: 0x000002,
123 page: 0,
124 space: "code"
125 }],
126
127 ["BOOTROM", {
128 comment: "On-Chip Boot ROM",
129 name: "BOOTROM",
130 base: 0x3F8000,
131 len: 0x007FC0,
132 page: 0,
133 space: "code"
134 }],
135 ];
136 }