1 2 3 4 5 6 7 8
9
10 11 12 13
14 package ti.catalog.c6000;
15
16 /*!
17 * ======== ITMS320C64_128K ========
18 * An interface implemented by all TMS320C64xx devices with 128KB of internal
19 * memory.
20 *
21 * This interface is defined to factor common data about this family into
22 * a single place; all TMS320C64xx devices with 128KB of internal
23 * memory extend this interface.
24 */
25 metaonly interface ITMS320C64_128K inherits ti.catalog.ICpuDataSheet
26 {
27
28 config long cacheSize[string] = [
29 ["4-way cache (0k)", 0x00000],
30 ["4-way cache (32k)", 0x08000],
31 ["4-way cache (64k)", 0x10000],
32 ["4-way cache (128k)", 0x20000],
33 ];
34
35 readonly config ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] = [
36 ['l2Mode',{desc:"L2 Cache",
37 map : [["4-way cache (0k)",0x0000],
38 ["4-way cache (32k)",0x8000],
39 ["4-way cache (64k)",0x10000],
40 ["4-way cache (128k)",0x20000]],
41 defaultValue: "4-way cache (0k)",
42 memorySection: "IRAM"}]
43 ];
44
45 instance:
46 override config int minProgUnitSize = 1;
47 override config int minDataUnitSize = 1;
48 override config int dataWordSize = 4;
49
50 override config string cpuCore = "6400";
51 override config string isa = "64";
52 override config string cpuCoreRevision = "1.0";
53
54 /*!
55 * ======== memMap ========
56 * The default memory map for this device
57 */
58 config xdc.platform.IPlatform.Memory memMap[string] = [
59 ["IRAM", {
60 name: "IRAM",
61 comment: "Internal L2 memory",
62 base: 0x00000,
63 len: 0x20000,
64 space: "code/data",
65 access: "RWX"
66 }],
67 ];
68 }
69 70 71
72