1 2 3 4 5 6 7 8
9
10 11 12 13
14 package ti.catalog.c6000;
15
16 /*!
17 * ======== ITMS320C6x1x ========
18 * An interface implemented by all TMS320C6x1x devices.
19 *
20 * This interface is defined to factor common data about this family into
21 * a single place; all TMS320C6x1x devices extend this interface.
22 */
23 metaonly interface ITMS320C6x1x inherits ti.catalog.ICpuDataSheet
24 {
25 config long cacheSize[string] = [
26 ["SRAM", 0x0000],
27 ["1-way cache", 0x4000],
28 ["2-way cache", 0x8000],
29 ["3-way cache", 0xc000],
30 ["4-way cache", 0x10000],
31 ];
32
33 readonly config ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] = [
34 ['l2Mode',{desc:"L2 Cache",
35 map : [["SRAM",0x0000],
36 ["1-way cache",0x4000],
37 ["2-way cache",0x8000],
38 ["3-way cache",0xc000],
39 ["4-way cache",0x10000]],
40 defaultValue: "4-way cache",
41 memorySection: "IRAM"}]
42 ];
43
44 instance:
45 override config string cpuCoreRevision = "1.0";
46
47 override config int minProgUnitSize = 1;
48 override config int minDataUnitSize = 1;
49 override config int dataWordSize = 4;
50
51 /*!
52 * ======== memMap ========
53 * The default memory map for this device
54 */
55 config xdc.platform.IPlatform.Memory memMap[string];
56 }
57 58 59
60