

EDMA3 Driver

User Guide

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI

**Mailing Address:
Texas Instruments
Post Office Box 655303, Dallas, Texas 75265**

Copyright © 2009, Texas Instruments Incorporated

LICENSE

This work is licensed under the Creative Commons Attribution-Share Alike 3.0 United States License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/3.0/us/> or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

Read This First

About This Manual

This User's Manual serves as a software programmer's handbook for working with the **EDMA3 Driver Version 01.10.00.XX**. This manual provides necessary information regarding how to effectively install, build and use **EDMA3 Driver** in user systems and applications.

This manual provides details regarding how the **EDMA3 Driver** is Architected, its composition, its functionality, the requirements it places on the hardware and software environment where it can be deployed, how to customize/configure it to specific requirements, how to leverage the supported run-time interfaces in user's own application etc.,

This manual also provides supplementary information regarding steps to be followed for proper installation/ un-installation of the EDMA3 Driver. Also included are appendix sections on related Glossary, Web sites and Pointers for gathering further information on the EDMA3 Driver.

Terms and Abbreviations

Add any longer explanations for terms before the table.

Add any abbreviations and short explanations to the table.

Term/Abbreviation	Description
EDMA	Enhanced Direct Memory Access
EDMA3 Controller	Consists of the EDMA3 channel controller (EDMA3CC) and EDMA3 transfer memory access controller(s) (EDMA3TC). Is referred to as EDMA3 in this document.
DMA	Direct Memory Access
QDMA	Quick DMA
TCC	Transfer Completion Code (basically Interrupt Channel)
ISR	Interrupt Service Routine
CC	Channel Controller
TC	Transfer Controller
RM	Resource Manager
TR	Transfer Request. A command for data movement that is issued from the EDMA3CC to the EDMA3TC. A TR includes source and destination addresses, counts, indexes, options, etc.

Notations

Explain any special notations or typefaces used (such as for API guides, special typefaces for functions, variables, etc.)

Information about Cautions and Warnings

This book may contain cautions and warnings.

This is an example of a caution statement.

A caution statement describes a situation that could potentially damage your software or equipment.

CAUTION

This is an example of a warning statement.

A warning statement describes a situation that could potentially cause harm to you.

WARNING

The information in a caution or a warning is provided for your protection. Please read each caution and warning carefully.

Related Documentation

- ❑ [EDMA3 Channel Controller \(TPCC\), version 3.0.2](#)
- ❑ [EDMA3 Transfer Controller \(TPTC\), version 3.0.1](#)

Trademarks

The TI logo design is a trademark of Texas Instruments Incorporated. All other brand and product names may be trademarks of their respective companies.

Revision History

Date	Author	Revision History	Version
July 9, 2009	Anuj Aggarwal	a) ECN# TIDSP00012004 (Migration to new BSD license) and TIDSP00011985 (Addition of new API EDMA3_DRV_disableLogicalChannel API in EDMA3 Driver) implemented. b) IRs# SDOCM00058021, SDOCM00058057, SDOCM00058147 and SDOCM00058401 fixed. See release notes for more information.	01.10.00.01
May 11, 2009	Anuj Aggarwal	a) Add support for new platforms: C6748, OMAPL138, DRA44x and DRX45x.	01.07.00.01
November 4, 2008	Anuj Aggarwal	a) Added support for new platforms. b) IR SDOCM00049778 is fixed. See release notes for more information.	01.06.00.01
March 20, 2008	Anuj Aggarwal	a) Added support for new platforms. b) MRs DPSP00010071, DPSP00010187, DPSP00010479 and DPSP00010480 are fixed. See release notes for more information.	1.05.00.01
January 28, 2008	Anuj Aggarwal	a) Header files modified to have extern "C" declarations. b) Implemented ECNs DPSP00009815 & DPSP00010035.	1.04.00.01
January 9, 2008	Anuj Aggarwal	a) MR# DPSP00009788 has been fixed in this release. See Release Notes for more information.	1.03.01.01
October 21, 2007	Anuj Aggarwal	a) C6452 support has been added in this release. Now C6452 applications can also be built in the RTSC environment. b) All the CCS PJT files now come under two flavors: one for the RTSC environment and the other for the non-RTSC environment. c) IOCTL interface has been added in the EDMA3 Driver. d) MRs DPSP00009099, DPSP00009190 and DPSP00009213 Fixed. See Release Notes for more information.	1.03.00.01
September 28, 2007	Anuj Aggarwal	a) Added support for DM6467 platform. b) MRs DPSP00009060, DPSP00009063, DPSP00009093 and DPSP00009100 Fixed. See Release Notes for more information.	1.02.00.01
September 14, 2007	Anuj Aggarwal	a) Moved the platform specific configuration to the Resource Manager. b) Modified the chaining API.	1.01.00.01

		c) Divided the sample app into sample initialization library and the standalone sample application.	
July 11, 2007	Anuj Aggarwal	a) Modified the DSP/BIOS version number. b) Modified the Driver directory structure as per RTSC standard.	1.00.00.03
June 18, 2007	Anuj Aggarwal	a) Made the EDMA3 package RTSC compliant.	1.00.00.02
May 14, 2007	Anuj Aggarwal	a) MR# DPSP00007858 (Issue in EDMA3 DRV causes false missed events) Fixed.	1.0.0.1
May 9, 2007	Anuj Aggarwal	a) MR# DPSP00007800 (Result of resource allocation is over-written by the semaphore release result in EDMA3 Resource Manager) Fixed. b) MR# DPSP00007803 (Exit from EDMA3_RM_allocContiguousResource () in case of error is incorrect) Fixed.	1.0.0
Apr 23, 2007	Anuj Aggarwal	a) New APIs to support POLL mode provided. b) API to set CC Register provided. c) Sample application made generic and more test cases added.	0.3.2
Mar 23, 2007	Anuj Aggarwal	a) DMA/QDMA channel event missed issue fixed.	0.3.1
Mar 6, 2007	Anuj Aggarwal	a) Renamed EDMA3_DVR to EDMA3_DRV. b) IPR bit clearing in RM ISR issue fixed. c) Sample application made generic.	0.3.0
Jan 16, 2007	Anuj Aggarwal	Critical section handling code modification. Uses semaphore and interrupts disabling mechanism for resources sharing.	0.2.2
Nov 14, 2006	Anuj Aggarwal	Made EDMA3 Driver OS Independent. Also, more run time configuration is possible now.	0.2.1

Contents

Read This First	iii
About This Manual.....	iii
This manual also provides supplementary information regarding steps to be followed for proper installation/ un-installation of the EDMA3 Driver. Also included are appendix sections on related Glossary, Web sites and Pointers for gathering further information on the EDMA3 Driver. Terms and Abbreviations	iii
Terms and Abbreviations	iv
Notations	v
Information about Cautions and Warnings.....	v
Related Documentation.....	vi
Trademarks	vi
Revision History.....	vii
Contents	ix
Tables	xi
EDMA3 Driver Introduction	0-1-1
1.1 Overview	0-1-2
1.1.1 System Partitioning.....	0-1-2
1.1.2 Supported Services	0-1-6
Installation Guide	1-2-1
2.1 Component Folder	1-2-2
2.2 Development Tools Environment(s)	1-2-4
2.2.1 Development Tools.....	1-2-4
2.3 Installation guide	1-2-5
2.3.1 Installation and Usage Procedure.....	1-2-5
2.3.2 Un-installation.....	1-2-5
2.4 Build	1-2-6
2.4.1 Build Options.....	1-2-7
Run-Time Interfaces/Integration Guide	2-A-1
3.1 Symbolic Constants and Enumerated Data types.....	2-A-2
3.2 Data Structures.....	2-A-13
3.2.1 EDMA3_DRV_GblConfigParams	2-A-13
3.2.2 EDMA3_DRV_InstanceInitConfig.....	2-A-16
3.2.3 EDMA3_DRV_InitConfig	2-A-18
3.2.4 EDMA3_DRV_MiscParam.....	2-A-19
3.2.5 EDMA3_DRV_ChainOptions.....	2-A-20
3.2.6 EDMA3_DRV_PaPARAMRegs.....	2-A-21
3.2.7 EDMA3_DRV_EvtQuePriority	2-A-23
3.3 API Specification	2-A-24
3.3.1 Creation.....	2-A-25
3.3.2 Configuration.....	2-A-27
3.3.3 Control.....	2-A-29
3.3.4 Termination	2-A-68
3.4 EDMA3 Driver Initialization	2-A-71
3.5 API Flow Diagram	2-A-72
3.5.1 EDMA3 Driver Creation.....	2-A-73
3.5.2 EDMA3 Open.....	2-A-73

3.5.3	EDMA3 Request Channel (DMA / QDMA Channel)	2-A-74
3.5.4	EDMA3 Request Channel (LINK Channel)	2-A-75
3.5.5	EDMA3 Close	2-A-76
3.5.6	EDMA3 Delete.....	2-A-77
3.6	API Usage Example	2-A-78
	EDMA3 Driver Porting	3-A-84
3.7	Getting Started.....	3-A-85
3.8	Step-by-Step procedure for porting	3-A-87
3.8.1	edma3_<PLATFORM_NAME>_cfg.c:.....	3-A-87
3.8.2	edma3_rm_bios_<PLATFORM_NAME>_lib.pjt.....	3-A-88
3.8.3	OS-dependent (sample) Implementation	3-A-89

Tables

Table 1: Development Tools/components	1-2-4
Table 2: Build Options	1-2-7
Table 3: Symbolic Constants and Enumerated Data types Table for common header file edma3_common.h	2-A-2
Table 4: Symbolic Constants and Enumerated Data types Table for EDMA3 Driver header file edma3_drv.h	2-A-4

EDMA3 Driver Introduction

This chapter introduces the ***EDMA3 Driver*** to the user by providing a brief overview of the purpose and construction of the ***EDMA3 Driver*** along with hardware and software environment specifics in the context of ***EDMA3 Driver*** Deployment.

1.1 Overview

This section describes the functional scope of the **EDMA3 Driver** and its feature set.

A brief definition of the component is provided at this point – its main characteristics and purpose.

1.1.1 System Partitioning

EDMA3 peripheral supports data transfers between two memory mapped devices. It supports EDMA as well as QDMA channels for data transfer. This peripheral IP is being re-used in different SoCs with only a few configuration changes like number of DMA and QDMA channels supported, number of PARAM sets available, number of event queues and transfer controllers etc.

The EDMA3 peripheral is used by other peripherals for their DMA needs thus the EDMA3 Driver needs to cater to the requirements of device drivers of these peripherals as well as other application software that may need to use the 3rd party DMA services.

The **EDMA3 Driver** provides functionality that allows device drivers and applications for submitting and synchronizing with EDMA3 based DMA transfers. In order to simplify the usage, this component internally uses the services of the **EDMA3 Resource Manager** and provides one consistent interface for applications or device drivers.

The **EDMA3 Resource Manager** comprises of the following two parts:

- ❑ **Physical Driver:** This component is responsible for the management of several resources within the EDMA3 peripheral like DMA and QDMA channels, TCC codes, PARAM entry, all global EDMA3 registers, queues etc.
- ❑ **Interrupt Manager:** This module provides the different interrupt handlers (ISRs) for various EDMA3 interrupts like transfer completion interrupt, CC error interrupt and TC error interrupt. Since interrupts could be associated with TCC codes in EDMA3, this module also provides the functionality of accepting application registration callbacks for TCC codes and calls the callback functions upon receipt of the given interrupt (TCC).

Moreover, these ISRs are NOT registered with the underlying OS, since Resource Manager is an OS-agnostic module. The user application has to do the registration / un-registration of ISRs by itself.




Figure 1: EDMA3 Related Software Product and Packages Structure

Typically, each master (ARM, DSP etc.) within the SoC shall open an instance of EDMA3 Driver, which internally will open a Resource Manager Instance. Resources could be allocated statically or dynamically to the EDMA3 Driver Instance. This




Figure 2: EDMA3 Related Software Product and Packages Structure

EDMA3 Driver Instance should be used by the users (device drivers or applications) to call all other EDMA3 Driver APIs. This instance will use the appropriate shadow region registers (specific to its master) to program EDMA3 hardware. Please note that the shadow region registers are master specific and there is only and only one set of shadow region registers for each master. If a master tries to program EDMA3 using other sets of shadow region registers (tied to other masters in the system), it could result in unexpected behavior with the possible loss of EDMA3 interrupts and EDMA3 resources' conflict. So it should be avoided in normal circumstances.

EDMA3 Driver doesn't allow multiple instances for a single master on the respective shadow region. It permits only one instance for each master which will be tied to its specific shadow region. This is done to prevent any potential problem which could arise due to EDMA3 resources' conflict among these different instances.

However, it is possible to have multiple EDMA3 Driver Instances, running on the same processor. These different EDMA3 Driver instances would be tied to different masters (and hence different shadow regions) to cater their specific requests. The EDMA3 resources should be carefully allocated among all those instances to avoid any possible conflict.

All software entities intending to use the services of the EDMA3 peripheral on the given processor shall use the services of the EDMA3 Product (Resource manager OR EDMA3 Driver) as desired.

1.1.2 Supported Services

Following are the services provided by the **EDMA3 Driver**:

1.1.2.1 Request and Free DMA channel: It provides an interface that applications or device drivers can use to request and free DMA channels. Channels in EDMA3 module are categorized as:

- DMA Channel (mapped to a hardware sync event),
- DMA Channel (NOT mapped to a hardware sync event),
- QDMA Channel, and
- Link Channel (a PARAM Set in EDMA3).

1.1.2.2 Programs DMA channel: It provides an interface that applications or device drivers can use to program a DMA transaction. This typically involves setting the DMA source and destination parameters.

Following types of transactions are supported:

- Event triggered (peripheral driven transfers),
- Chain triggered (issuing a chain of transfers initiated by single event),
- Manual triggered (CPU generated sync-event), and
- QDMA transfer (triggered on a write to the QDMA Trigger word).

- 1.1.2.3 Start and Synchronize with DMA transfers:** It provides an interface that applications or device drivers can use to start and synchronize with a DMA transaction.
- 1.1.2.4 Provides DMA transaction completion callback to applications:** It provides an interface that applications or device drivers can use to register a transaction completion (final or intermediate) callback or error interrupt callback. EDMA3 driver calls this application or device driver specific callback routine, with the appropriate status message.
- 1.1.2.5 Supports Linking and chaining feature:** EDMA3 peripheral provides linking and chaining capabilities. EDMA driver provides an interface that applications or device drivers can use to use this functionality.
- 1.1.2.6 Supports multiple instances of EDMA driver on a single processor:** It supports multiple instances of itself, running on the same processor, but tied to different masters (and hence different shadow regions). These different instances will run on the same processor but manage same/different set of EDMA3 resources and are tied to different shadow regions. Please note that EDMA3 Driver doesn't allow multiple instances for a single master on the respective shadow region.
- 1.1.2.7 Read/Write a specific CC register:** It also provides an interface which enables users to read/write any EDMA3 Channel Controller register. These APIs are for advanced users and could be used for debugging purposes.
- 1.1.2.8 Support for Polled Mode DMA Transfers:** It provides an interface which enables the application or device driver to use it in an interrupt-less (and further in an OS-less) environment. In this scenario, the application does not register the callback function with the resource manager and itself polls the EDMA3 hardware for the completion interrupt, using the specific APIs.
- 1.1.2.9 Non-RTSC Environment Support:** EDMA3 Driver module should get built in non-RTSC environment also. All the CCS PJT files should come for non-RTSC environment too.
- 1.1.2.10 IOCTL interface support:** EDMA3 Driver shall provide an IOCTL interface for toggling the option whether PaRAM Sets should be cleared during allocation or not. This interface could also be extended in future for other misc requirements.

Installation Guide

This chapter discusses the ***EDMA3 Driver*** installation, how and what software and hardware components to be availed in order to complete a successful installation of ***EDMA3 Driver***.

2.1 Component Folder

Upon installing the **EDMA3 Driver**, the following directory structure is found in the main directory.




Figure 3: EDMA3 Driver Directory Structure

The sections below describe the folder contents:

edma3_ild_<<version_number>>

Top level installation directory. Contains the source code, examples and the documents.

docs

Contains release notes for EDMA3 Driver and Resource Manager.

examples

Contains the stand-alone applications for EDMA3 Driver (for all the supported platforms) and the DAT example.

packages

All components (Driver, Resource Manager, sample OS-abstraction layers etc) fall under `packages/ti/sdo/edma3` directory, under their individual directories. For e.g., EDMA3 Driver lies under `packages/ti/sdo/edma3/drv` folder, sample initialization library for EDMA3 Driver lies under `packages/ti/sdo/edma3/drv/sample` folder etc.

- a) **drv** -> Top level folder for the EDMA3 Driver.
- b) **drv\build** -> Build environment related files (PJT, TCF etc) for all the supported platforms.
- c) **drv\docs** -> User guide, datasheet etc.
- d) **drv\lib** -> EDMA3 Driver libraries for all the supported platforms.
- e) **drv\sample** -> Sample code for how to use the EDMA3 Driver, along-with the pre-built libraries for the same.
- f) **drv\src** -> Source files for EDMA3 Driver.

Just to clarify, the *sample* folder inside the `edma3\drv` folder DOESNOT contain the sample applications. It provides the:

- Sample initialization code to properly configure the EDMA3 hardware, and,
- Sample OS abstraction layer to provide the OS-specific hooks to the EDMA3 package.

This sample code is provided for reference purpose only. To start with, the user is advised to use the sample code/library as it is, and later modify/create his own initialization code, as per the requirements.

The stand-alone applications are provided in the top level *examples* folder as mentioned above. Please note that these examples use the above mentioned sample initialization/OS abstraction libraries and the EDMA3 Driver libraries.

2.2 Development Tools Environment(s)

This section describes the development tools environment(s) for software development with **EDMA3 Driver**. It describes the tools used and their setup, for each supported environment.

2.2.1 Development Tools

Describe here the tools that need to be installed, the installation order and specific configuration. Including: 3rd party components/libraries, Operating system and auxiliary Tools

Table 1: Development Tools/components

Development tool/ component	Version	Comments
Code Composer Studio (CCS)	3.3.80.11	Code generation tool
DSP BIOS	5.33.05	Operating System
XDC tool chain	3.10.02	RTSC tools
eBinder	1.7	IDE
PrKernel	Version 4	Operating System

2.3 Installation guide

This section describes the EDMA3 LLD installation and un-installation.

2.3.1 Installation and Usage Procedure

- 1) Install the products mentioned in the development tools requirements section, as per instructions provided along with the products.
- 2) Install the EDMA3 package using the self-extracting installer into preferred drive/folder. It is recommended to install the EDMA3 LLD into the default drive/folder as indicated by the self-extracting installer.
- 3) As a part of installation process, an environment variable "EDMA3LLD_BIOS5_INSTALLDIR" is created with its value as the current EDMA3 installation directory. Moreover, in case the variable exists prior to this installation, the same will be updated with the current (latest) EDMA3 installation directory. This environment variable can be used by other users of EDMA3 package for e.g. BIOS PSP drivers package.

2.3.2 Un-installation

- 1) Uninstall the EDMA3 package by using the uninstall.exe in the install directory.
- 2) Un-install the products mentioned in the development tools requirements section as per the instructions provided with the product.

2.4 Build

This section describes the applicable build options, supported configurations and how selected, the featured capabilities and how enabled, the allowed user customizations for the software to be installed and how the same can be realized.

The component might be delivered to user in different formats:

- ❑ Source-less ie., binary executables and object libraries only
- ❑ Source-inclusive ie., The entire source code used to implement the **EDMA3 Driver** is included in the delivered product
- ❑ Source-selective ie., Only a part of the overall source is included. This delivery mechanism might be required either because; certain parts of the **EDMA3 Driver** require source-level extensions and/or customization at the user's end or because, specific parts of the **EDMA3 Driver** is exposed to user at the source-level to insure user's software development.

When source is included as part of the product delivery, the CCS project file is provided as part of the package. When object format is distributed, the driver header files are part of the "drv" folder and the driver library is provided in "edma3/drv/lib" folder.

2.4.1 Build Options

This section enumerates and describes alongside each of the allowed build options. It also tells the default configurations available.

Build option Reference	Default Configuration	Description
EDMA3_INSTRUMENTATION_ENABLED	Instrumentation disabled	To enable/disable Real Time Instrumentation support.
_DEBUG	_DEBUG (Debug mode)	To select DEBUG mode.
_RELEASE	_RELEASE (Release mode)	To select RELEASE mode.
pdr	pdr (Release / Debug Mode)	To select the option "Issues remarks (non-serious warnings)", which are suppressed by default.
o2	o2 (Release Mode)	To choose O2 level of optimization.
EDMA3_DRV_PARAM_CHECK_DISABLE	Parameter checking enabled (public APIs)	Disable parameter checking for public APIs, if required. See note 1 below.
NDEBUG	Parameter checking enabled (private functions)	Disable parameter checking for private functions, if required. See note 2 below.

Table 2: Build Options

Note 1: All EDMA3 public APIs provide a mechanism to disable input parameter checking. This is intended to reduce the number of CPU cycles spent in the parameter checking and hence provide more efficient libraries. To do that, user has to modify the build environment (CCS PJT file, .bld file etc), and re-build the libraries. By default, the parameter checking is enabled for all the public APIs.

Note 2: All EDMA3 private functions use the standard C **assert** mechanism to enable/disable input parameter checking. This is intended to reduce the number of CPU cycles spent in the parameter checking and hence provide more efficient libraries. To do that, user has to modify the build environment (CCS PJT file, .bld file etc), and re-build the libraries. By default, the parameter checking is enabled for all the private functions

Run-Time Interfaces/Integration Guide

This chapter discusses the **EDMA3 Driver** run-time interfaces that comprise the API specification & usage scenarios, in association with its data types and structure definitions.

3.1 Symbolic Constants and Enumerated Data types

This section summarizes all the symbolic constants specified as either #define macros and/or enumerated C data types. Described alongside the macro or enumeration is the semantics or interpretation of the same in terms of what value it stands for and what it means.

Table 3: Symbolic Constants and Enumerated Data types Table for common header file edma3_common.h

Group or Enumeration Class	Symbolic Constant Name	Description or Evaluation
Driver Global Defines	EDMA3_DRV_DEBUG	This define is used to enable/disable EDMA3 Driver debug messages
	EDMA3_DRV_PRINTF	If EDMA3_DRV_DEBUG is defined, EDMA3_DRV_PRINTF will be used to print the debug messages on the user specified output.
	EDMA3_DRV_SOK	EDMA3 Driver Result OK
	EDMA3_OSSEM_NO_TIMEOUT	This define is used to specify a blocking call without timeout while requesting a semaphore.
Defines used to support the maximum resources supported by the EDMA3 controller. These are used to allocate the maximum memory for different data structures of the EDMA3 Driver and Resource Manager.	EDMA3_MAX_EDMA3_INSTANCES	Maximum EDMA3 Controllers on the SoC
	EDMA3_MAX_DMA_CH	Maximum DMA channels supported by the EDMA3 Controller
	EDMA3_MAX_QDMA_CH	Maximum QDMA channels supported by the EDMA3 Controller
	EDMA3_MAX_PARAM_SETS	Maximum PaRAM Sets supported by the EDMA3 Controller
	EDMA3_MAX_LOGICAL_CH	Maximum Logical channels supported by the EDMA3 Package
	EDMA3_MAX_TCC	Maximum TCCs (Interrupt Channels) supported by the EDMA3 Controller
	EDMA3_MAX_EVT_QUE	Maximum Event Queues supported by the EDMA3 Controller
	EDMA3_MAX_TC	Maximum Transfer Controllers supported by the EDMA3 Controller
	EDMA3_MAX_REGIONS	Maximum Shadow Regions supported by the EDMA3 Controller
EDMA3_MAX_DMA_CHAN_DWRDS	Maximum Words (4-bytes region)	

		required for the book-keeping information specific to the maximum possible DMA channels.
	EDMA3_MAX_QDMA_CHAN_DWRDS	Maximum Words (4-bytes region) required for the book-keeping information specific to the maximum possible QDMA channels.
	EDMA3_MAX_PARAM_DWRDS	Maximum Words (4-bytes region) required for the book-keeping information specific to the maximum possible PaRAM Sets.
	EDMA3_MAX_TCC_DWRDS	Maximum Words (4-bytes region) required for the book-keeping information specific to the maximum possible TCCs.
Defines for the level of OS protection needed when calling edma3OsProtectXXX()	EDMA3_OS_PROTECT_INTERRUPT	Protection from All Interrupts required
	EDMA3_OS_PROTECT_SCHEDULER	Protection from scheduling required
	EDMA3_OS_PROTECT_INTERRUPT_XFER_COMPLETION	Protection from EDMA3 Transfer Completion Interrupt required
	EDMA3_OS_PROTECT_INTERRUPT_CC_ERROR	Protection from EDMA3 CC Error Interrupt required
	EDMA3_OS_PROTECT_INTERRUPT_TC_ERROR	Protection from EDMA3 TC Error Interrupt required

Table 4: Symbolic Constants and Enumerated Data types Table for EDMA3 Driver header file edma3_drv.h

Group or Enumeration Class	Symbolic Constant Name	Description or Evaluation
Driver Error Codes	EDMA3_DRV_E_OBJ_NOT_DELETED	Before a Driver Object could be created, it must be in the 'Deleted' state. Since it is not yet 'Deleted', it cannot be created.
	EDMA3_DRV_E_OBJ_NOT_CLOSED	Before a Driver Object could be deleted, it must be in the 'Closed' state. Since it is not yet 'Closed', it cannot be deleted.
	EDMA3_DRV_E_OBJ_NOT_OPENED	Before a Driver Object could be closed, it must be in the 'Opened' state. Since it is not yet 'Opened', it cannot be closed.
	EDMA3_DRV_E_RM_CLOSE_FAIL	While closing EDMA3 Driver Object, Resource Manager Object has to be closed. If the 'Close' fails, this error is returned.
	EDMA3_DRV_E_DMA_CHANNEL_UNAVAIL	DMA channel requested for allocation is not available.
	EDMA3_DRV_E_QDMA_CHANNEL_UNAVAIL	QDMA channel requested for allocation is not available.
	EDMA3_DRV_E_PARAM_SET_UNAVAIL	PARAM Set requested for allocation is not available.
	EDMA3_DRV_E_TCC_UNAVAIL	TCC requested for allocation is not available.
	EDMA3_DRV_E_TCC_REGISTER_FAIL	Registration of the callback function against a specific TCC failed.
	EDMA3_DRV_E_CH_PARAM_BIND_FAIL	The binding of Channel and PaRAM Set failed.
	EDMA3_DRV_E_ADDRESS_NOT_ALIGNED	While in FIFO mode, the address of the memory location passed as argument is not properly aligned. It should be 32 bytes aligned.
	EDMA3_DRV_E_INVALID_PARAM	Invalid Parameter passed to API.
	EDMA3_DRV_E_INVALID_STATE	Invalid State of EDMA3 Driver Object.
	EDMA3_DRV_E_INST_ALREADY_EXISTS	EDMA3 Driver instance already exists for the specified region. Multiple EDMA3 Driver instances on the same shadow region are NOT allowed.
	EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED	FIFO width not supported by the requested Transfer Controller.
	EDMA3_DRV_E_SEMAPHORE	Semaphore handling related error.

Driver Global Defines	EDMA3_DRV_CH_NO_PARAM_MAP	This define is used to say that the DMA channel is not tied to any PaRAM Set and hence any available PaRAM Set could be used for that DMA channel. It could be used in <i>dmaChannelPaRAMMap [EDMA3_MAX_DMA_CH]</i> , in global configuration structure <i>EDMA3_DRV_GblConfigParams</i> . This value should mandatorily be used to mark DMA channels with no initial mapping to a specific PaRAM Set.
	EDMA3_DRV_CH_NO_TCC_MAP	This define is used to say that the DMA/QDMA channel is not tied to any TCC and hence any available TCC could be used for that DMA/QDMA channel. It could be used in <i>dmaChannelTccMap [EDMA3_RM_NUM_DMA_CH]</i> , in global configuration structure <i>EDMA3_DRV_GblConfigParams</i> . This value should mandatorily be used to mark DMA channels with no initial mapping to a specific TCC.
	EDMA3_DRV_DMA_CHANNEL_ANY	Used to specify any available DMA Channel while requesting one. It is used in the API <i>EDMA3_DRV_requestChannel ()</i> . DMA channel from the pool of (owned && non_reserved && available_right_now) DMA channels will be chosen and returned.
	EDMA3_DRV_QDMA_CHANNEL_ANY	Used to specify any available QDMA Channel while requesting one. It is used in the API <i>EDMA3_DRV_requestChannel ()</i> . QDMA channel from the pool of (owned && non_reserved && available_right_now) QDMA channels will be chosen and returned.
	EDMA3_DRV_TCC_ANY	Used to specify any available TCC while requesting one. Used in the API <i>EDMA3_DRV_requestChannel ()</i> , for both DMA and QDMA channels. Interrupt channel (TCC) from the pool of (owned && non_reserved && available_right_now) TCCs will be chosen and returned.
	EDMA3_DRV_LINK_CHANNEL	Used to specify any PaRAM Set. It is used as the <i>channelId</i> when requesting ANY available PaRAM

		<p>set for linking. It is used in the API <code>EDMA3_DRV_requestChannel()</code>.</p> <p>PaRAM Set from the pool of (owned && non_reserved && available_right_now) PaRAM Sets will be chosen and returned.</p>
	<code>EDMA3_DRV_QDMA_CHANNEL_0</code>	QDMA Channel 0 define. It used while requesting the specific QDMA channel.
	<code>EDMA3_DRV_QDMA_CHANNEL_1</code>	QDMA Channel 1 define. It used while requesting the specific QDMA channel.
	<code>EDMA3_DRV_QDMA_CHANNEL_2</code>	QDMA Channel 2 define. It used while requesting the specific QDMA channel.
	<code>EDMA3_DRV_QDMA_CHANNEL_3</code>	QDMA Channel 3 define. It used while requesting the specific QDMA channel.
	<code>EDMA3_DRV_QDMA_CHANNEL_4</code>	QDMA Channel 4 define. It used while requesting the specific QDMA channel.
	<code>EDMA3_DRV_QDMA_CHANNEL_5</code>	QDMA Channel 5 define. It used while requesting the specific QDMA channel.
	<code>EDMA3_DRV_QDMA_CHANNEL_6</code>	QDMA Channel 6 define. It used while requesting the specific QDMA channel.
	<code>EDMA3_DRV_QDMA_CHANNEL_7</code>	QDMA Channel 7 define. It used while requesting the specific QDMA channel.
Enum EDMA3_DRV_HW_CHANNEL_EVENT	<code>EDMA3_DRV_HW_CHANNEL_EVENT_0 = 0,</code> <code>EDMA3_DRV_HW_CHANNEL_EVENT_1,</code> <code>EDMA3_DRV_HW_CHANNEL_EVENT_2,</code> <code>.</code> <code>.</code> <code>.</code> <code>.</code>	<p>DMA Channels assigned to different Hardware Events. They should be used while requesting a specific DMA channel.</p> <p>One possible usage is to maintain a SoC specific file, which will contain the mapping of these hardware events to the respective peripherals for better understanding and lesser probability of errors. Also, if any event associated with a particular peripheral gets changed, only that SoC specific file needs to be changed.</p>
Enum EDMA3_DRV_OptField	<code>EDMA3_DRV_OPT_FIELD_SAM</code>	Source addressing mode (INCR / FIFO)
	<code>EDMA3_DRV_OPT_FIELD_DAM</code>	Destination addressing mode (INCR / FIFO)
	<code>EDMA3_DRV_OPT_FIELD_SYNCDIM</code>	Transfer synchronization dimension (A-synchronized / AB-synchronized)

	EDMA3_DRV_OPT_FIELD_STATIC	Static/non-static PaRAM set
	EDMA3_DRV_OPT_FIELD_FWID	FIFO Width. Applies if either SAM or DAM is set to FIFO mode.
	EDMA3_DRV_OPT_FIELD_TCCMODE	Transfer complete code mode. Indicates the point at which a transfer is considered completed for chaining and interrupt generation.
	EDMA3_DRV_OPT_FIELD_TCC	Transfer complete code. This 6-bit code is used to set the relevant bit in chaining enable register (CER[TCC]/CERH[TCC]) for chaining or in interrupt pending register (IPR[TCC]/IPRH[TCC]) for interrupts.
	EDMA3_DRV_OPT_FIELD_TCINTEN	Transfer complete interrupt enable/disable.
	EDMA3_DRV_OPT_FIELD_ITCINTEN	Intermediate transfer complete interrupt enable/disable.
	EDMA3_DRV_OPT_FIELD_TCCHEN	Transfer complete chaining enable/disable.
	EDMA3_DRV_OPT_FIELD_ITCCHEN	Intermediate transfer completion chaining enable/disable.
Enum EDMA3_DRV_AddrMode	EDMA3_DRV_ADDR_MODE_INCR	Increment (INCR) mode. Source addressing within an array increments. Source is not a FIFO.
	EDMA3_DRV_ADDR_MODE_FIFO	FIFO mode. Source addressing within an array wraps around upon reaching FIFO width.
Enum EDMA3_DRV_SyncType	EDMA3_DRV_SYNC_A	A-synchronized. Each array is submitted as one TR. (BCNT*CCNT) number of sync events are needed to completely service a PaRAM set (where BCNT = Num of Arrays in a Frame; CCNT = Num of Frames in a Block). (S/D)CIDX = (Address of First array in next frame) - (Address of Last array in present frame) (where CIDX is the Inter-Frame index).
	EDMA3_DRV_SYNC_AB	AB-synchronized. Each frame is submitted as one TR. Only CCNT number of sync events are needed to completely service a PaRAM set (where CCNT = Num of Frames in a Block). (S/D)CIDX = (Address of First array in next frame) - (Address of first array of present frame) (where CIDX is the Inter-Frame index).
Enum EDMA3_DRV_StaticMode	EDMA3_DRV_STATIC_DIS	PaRAM set is not Static. PaRAM set is updated or linked after TR is submitted. A value of 0 should be

		used for DMA channels and for non-final transfers in a linked list of QDMA transfers.
	EDMA3_DRV_STATIC_EN	PaRAM set is Static. PaRAM set is not updated or linked after TR is submitted. A value of 1 should be used for isolated QDMA transfers or for the final transfer in a linked list of QDMA transfers.
Enum EDMA3_DRV_FifoWidth	EDMA3_DRV_W8BIT	The user can set the width of the FIFO as 8 bits using it. This is done via the OPT register. This is valid only if the EDMA3_DRV_ADDR_MODE_FIFO value is used for the enum EDMA3_DRV_AddrMode.
	EDMA3_DRV_16WBIT	FIFO width is 16-bit.
	EDMA3_DRV_32WBIT	FIFO width is 32-bit.
	EDMA3_DRV_64WBIT	FIFO width is 64-bit.
	EDMA3_DRV_128WBIT	FIFO width is 128-bit.
	EDMA3_DRV_256WBIT	FIFO width is 256-bit.
Enum EDMA3_DRV_TccMode	EDMA3_DRV_TCCMODE_NORMAL	Normal completion: A transfer is considered completed after the data has been transferred.
	EDMA3_DRV_TCCMODE_EARLY	Early completion: A transfer is considered completed after the EDMA3CC submits a TR to the EDMA3TC. TC may still be transferring data when interrupt/chain is triggered.
Enum EDMA3_DRV_TcintEn	EDMA3_DRV_TCINTEN_DIS	Transfer complete interrupt is disabled.
	EDMA3_DRV_TCINTEN_EN	Transfer complete interrupt is enabled. When enabled, the interrupt pending register (IPR/IPRH) bit is set on transfer completion (upon completion of the final TR in the PaRAM set). The bit (position) set in IPR or IPRH is the TCC value specified. In order to generate a completion interrupt to the CPU, the corresponding IER [TCC] / IERH [TCC] bit must be set to 1.
Enum EDMA3_DRV_ItcintEn	EDMA3_DRV_ITCINTEN_DIS	Intermediate transfer complete interrupt is disabled.
	EDMA3_DRV_ITCINTEN_EN	Intermediate transfer complete interrupt is enabled. When enabled, the interrupt pending register (IPR/IPRH) bit is set on every intermediate transfer completion (upon completion of every intermediate TR in the

		PaRAM set, except the final TR in the PaRAM set). The bit (position) set in IPR or IPRH is the TCC value specified. In order to generate a completion interrupt to the CPU, the corresponding IER [TCC] / IERH [TCC] bit must be set to 1.
Enum EDMA3_DRV_TcchEn	EDMA3_DRV_TCCHEN_DIS	Transfer complete chaining is disabled.
	EDMA3_DRV_TCCHEN_EN	Transfer complete chaining is enabled. When enabled, the chained event register (CER/CERH) bit is set on final chained transfer completion (upon completion of the final / last TR in the PaRAM set). The bit (position) set in CER or CERH is the TCC value specified.
Enum EDMA3_DRV_ItcchEn	EDMA3_DRV_ITCCHEN_DIS	Intermediate transfer complete chaining is disabled.
	EDMA3_DRV_ITCCHEN_EN	Intermediate transfer complete chaining is enabled. When enabled, the chained event register (CER/CERH) bit is set on every intermediate chained transfer completion (upon completion of every intermediate TR in the PaRAM set, except the final TR in the PaRAM set). The bit (position) set in CER or CERH is the TCC value specified.
Enum EDMA3_DRV_TrigMode	EDMA3_DRV_TRIG_MODE_MANUAL	EDMA Trigger Mode Selection: Set the Trigger mode to Manual. The CPU manually triggers a transfer by writing a 1 to the corresponding bit in the event set register (ESR/ESRH).
	EDMA3_DRV_TRIG_MODE_QDMA	EDMA Trigger Mode Selection: Set the Trigger mode to QDMA. A QDMA transfer is triggered when a CPU (or other EDMA3 programmer) writes to the trigger word of the QDMA channel parameter set (auto-triggered) or when the EDMA3CC performs a link update on a PaRAM set that has been mapped to a QDMA channel (link triggered).
	EDMA3_DRV_TRIG_MODE_EVENT	EDMA Trigger Mode Selection: Set the Trigger mode to Event. Allows for a peripheral, system, or externally-generated event to trigger a transfer request.
Enum EDMA3_DRV_PaRAMEntry	EDMA3_DRV_PARAM_ENTRY_OPT	PaRAM Set Entry type: The OPT field (Offset Address 0h Bytes)

	EDMA3_DRV_PARAM_ENTRY_SRC	PaRAM Set Entry type: The SRC field (Offset Address 4h Bytes)
	EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT	PaRAM Set Entry type: The (ACNT+BCNT) field (Offset Address 8h Bytes)
	EDMA3_DRV_PARAM_ENTRY_DST	PaRAM Set Entry type: The DST field (Offset Address Ch Bytes)
	EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX	PaRAM Set Entry type: The (SRCBIDX+DSTBIDX) field (Offset Address 10h Bytes)
	EDMA3_DRV_PARAM_ENTRY_LINK_BCNT_RLD	PaRAM Set Entry type: The (LINK+BCNTRLD) field (Offset Address 14h Bytes)
	EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX	PaRAM Set Entry type: The (SRCCIDX+DSTCIDX) field (Offset Address 18h Bytes)
	EDMA3_DRV_PARAM_ENTRY_CCNT	PaRAM Set Entry type: The (CCNT+RSVD) field (Offset Address 1Ch Bytes)
Enum EDMA3_DRV_PaRAMField	EDMA3_DRV_PARAM_FIELD_OPT	PaRAM Set Field type: OPT field of PaRAM Set
	EDMA3_DRV_PARAM_FIELD_SRCADDR	PaRAM Set Field type: Starting byte address of Source. For FIFO mode, srcAddr must be a 256-bit aligned address.
	EDMA3_DRV_PARAM_FIELD_ACNT	PaRAM Set Field type: Number of bytes in each Array (ACNT)
	EDMA3_DRV_PARAM_FIELD_BCNT	PaRAM Set Field type: Number of Arrays in each Frame (BCNT)
	EDMA3_DRV_PARAM_FIELD_DESTADDR	PaRAM Set Field type: Starting byte address of destination. For FIFO mode, destAddr must be a 256-bit aligned address.
	EDMA3_DRV_PARAM_FIELD_SRCBIDX	PaRAM Set Field type: Index between consecutive arrays of a Source Frame (SRCBIDX). If SAM is set to 1 (via channelOptions), then srcInterArrIndex should be an even multiple of 32 bytes.
	EDMA3_DRV_PARAM_FIELD_DESTBIDX	PaRAM Set Field type: Index between consecutive arrays of a Destination Frame (DESTBIDX). If DAM is set to 1 (via channelOptions), then destInterArrIndex should be an even multiple of 32 bytes.
	EDMA3_DRV_PARAM_FIELD_LINKADDR	PaRAM Set Field type: Address for linking (Auto-Reloading of a PaRAM Set). This must point to a valid aligned 32-byte PaRAM set. A value of 0xFFFF means no linking.

		Linking is especially useful for use with ping-pong buffers and circular buffers.
	EDMA3_DRV_PARAM_FIELD_BCNTRELOAD	PaRAM Set Field type: Reload value of the numArrInFrame (BCNT). Relevant only for A-sync transfers.
	EDMA3_DRV_PARAM_FIELD_SRCCIDX	PaRAM Set Field type: Index between consecutive frames of a Source Block (SRCCIDX).
	EDMA3_DRV_PARAM_FIELD_DESTCIDX	PaRAM Set Field type: Index between consecutive frames of a Dest Block (DSTCIDX).
	EDMA3_DRV_PARAM_FIELD_CCNT	PaRAM Set Field type: Number of Frames in a block (CCNT).
Enum EDMA3_DRV_IoctlCmd	EDMA3_DRV_IOCTL_MIN_IOCTL	EDMA3 Driver IOCTL commands. Min IOCTL.
	EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION	<p>PaRAM Sets will be cleared OR will not be cleared during allocation, depending upon this option.</p> <p>For e.g., To clear the PaRAM Sets during allocation, cmdArg = (void *)1;</p> <p>To NOT clear the PaRAM Sets during allocation, cmdArg = (void *)0;</p> <p>For all other values, it will return error.</p> <p>By default, PaRAM Sets will be cleared during allocation.</p> <p>Note: Since this enum can change the behavior how the resources are initialized during their allocation, user is advised to not use this command while allocating the resources. User should first change the behavior of resources' initialization and then should use start allocating resources.</p>
	EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION	<p>To check whether PaRAM Sets will be cleared or not during allocation. If the value read is '1', it means that PaRAM Sets are getting cleared during allocation. If the value read is '0', it means that PaRAM Sets are NOT getting cleared during allocation.</p> <p>For e.g.,</p> <pre> unsigned short isParamClearingDone; cmdArg = &paramClearingRequired; </pre>

	EDMA3_DRV_IOCTL_MAX_IOCTL	Max IOCTL.
--	---------------------------	------------

3.2 Data Structures

This section summarizes the entire user visible data structure elements pertaining to the **EDMA3 Driver** run-time interfaces.

3.2.1 EDMA3_DRV_GblConfigParams

This configuration structure is used to specify the EDMA3 Resource Manager global settings, specific to the SoC. For e.g. number of DMA/QDMA channels, number of PaRAM sets, TCCs, event queues, transfer controllers, base addresses of CC global registers and TC registers, interrupt number for EDMA3 transfer completion, CC error, event queues' priority, watermark threshold level etc.

This configuration information is SoC specific and could be provided by the user at run-time while creating the EDMA3 Driver Object. In case user doesn't provide it, this information could be taken from the SoC specific configuration file edma3_<SOC_NAME>_cfg.c, in case it is available.

Member	Description
numDmaChannels	Number of DMA Channels supported by the underlying EDMA3 Controller
numQdmaChannels	Number of QDMA Channels supported by the underlying EDMA3 Controller
numTccs	Number of Interrupt Channels supported by the underlying EDMA3 Controller
numPaRAMSets	Number of PaRAM Sets supported by the underlying EDMA3 Controller
numEvtQueue	Number of Event Queues in the underlying EDMA3 Controller
numTcs	Number of Transfer Controllers (TCs) in the underlying EDMA3 Controller
numRegions	Number of Regions in the underlying EDMA3 controller
dmaChPaRAMMapExists	<p>Channel mapping existence:</p> <p>A value of 0 (No channel mapping) implies that there is fixed association between a DMA channel and a PaRAM Set or, in other words, DMA channel n can ONLY use PaRAM Set n (No availability of DCHMAP registers) for transfers to happen.</p> <p>A value of 1 implies the presence of DCHMAP registers for the DMA channels and hence the flexibility of associating any DMA channel to any PaRAM Set. In other words, ANY PaRAM Set can be used for ANY DMA channel (like QDMA Channels).</p>

memProtectionExists	Existence of memory protection feature
globalRegs	Base address of EDMA3 CC memory mapped registers.
tcRegs[EDMA3_MAX_TC]	Base address of EDMA3 TCs memory mapped registers.
xferCompleteInt	EDMA3 transfer completion interrupt line (could be different for ARM and DSP)
ccError	EDMA3 CC error interrupt line (could be different for ARM and DSP)
tcError[EDMA3_MAX_TC]	EDMA3 TCs error interrupt line (could be different for ARM and DSP)
evtQPri [EDMA3_MAX_EVT_QUE]	User can program the priority of the Event Queues at a system-wide level. This means that the user can set the priority of an IO initiated by either of the TCs (Transfer Controllers) relative to IO initiated by the other bus masters on the device (ARM, DSP, USB, etc).
evtQueueWaterMarkLvl [EDMA3_MAX_EVT_QUE]	To Configure the Threshold level of number of events that can be queued up in the Event queues. EDMA3CC error register (CCERR) will indicate whether or not at any instant of time the number of events queued up in any of the event queues exceeds or equals the threshold/watermark value that is set in the queue watermark threshold register (QWMTHRA).
tcDefaultBurstSize[EDMA3_MAX_TC]	To Configure the Default Burst Size (DBS) of TCs. An optimally-sized command is defined by the transfer controller default burst size (DBS). Different TCs can have different DBS values. It is defined in Bytes.
dmaChannelPaRAMMap [EDMA3_MAX_DMA_CH]	<p>If channel mapping exists (DCHMAP registers are present), this array stores the respective PaRAM Set for each DMA channel. User can initialize each array member with a specific PaRAM Set or with EDMA3_DRV_CH_NO_PARAM_MAP.</p> <p>If channel mapping doesn't exist, it is of no use as the EDMA3 driver automatically uses the right PaRAM Set for that DMA channel.</p>
dmaChannelTccMap [EDMA3_MAX_DMA_CH]	This array stores the respective TCC (interrupt channel) for each DMA channel. User can initialize each array member with a specific TCC or with EDMA3_DRV_CH_NO_TCC_MAP. This specific TCC code will be returned when the transfer is completed on the mapped DMA channel.
dmaChannelHwEvtMap [EDMA3_MAX_DMA_CHAN_DWRDS]	<p>Each bit in this array corresponds to one DMA channel and tells whether this DMA channel is tied to any peripheral. That is whether any peripheral can send the synch event on this DMA channel or not.</p> <p>1 means the channel is tied to some peripheral; 0 means it is not.</p>

	<p>DMA channels which are tied to some peripheral are RESERVED for that peripheral only. They are not allocated when user asks for 'ANY' DMA channel.</p> <p>All channels need not be mapped, some can be free also.</p>
--	--

3.2.2 **EDMA3_DRV_InstanceInitConfig**

This configuration structure is used to specify which EDMA3 resources are owned and reserved by the EDMA3 driver instance. This configuration structure is shadow region specific and will be provided by the user at run-time while calling `EDMA3_RM_open()`.

Owned resources:

EDMA3 Driver Instances are tied to different shadow regions and hence different masters. Regions could be:

- a) ARM,
- b) DSP,
- c) IMCOP (Imaging Co-processor) etc.

User can assign each EDMA3 resource to a shadow region using this structure. In this way, user specifies which resources are owned by the specific EDMA3 Driver Instance.

This assignment should also ensure that the same resource is not assigned to more than one shadow regions (unless desired in that way). Any assignment not following the above mentioned approach may have catastrophic consequences.

Reserved resources:

During EDMA3 driver initialization, user can reserve some of the EDMA3 resources for future use, by specifying which resources to reserve in the configuration data structure. These (critical) resources are reserved in advance so that they should not be allocated to someone else and thus could be used in future for some specific purpose.

User can request different EDMA3 resources using two methods:

- a) by passing the resource type and the actual resource id,
- b) by passing the resource type and ANY as resource id

For e.g. to request DMA channel 31, user will pass 31 as the resource id. But to request ANY available DMA channel (mainly used for memory-to-memory data transfer operations), user will pass `EDMA3_DRV_DMA_CHANNEL_ANY` as the resource id.

During initialization, user may have reserved some of the DMA channels for some specific purpose (mainly for peripherals using EDMA). These reserved DMA channels then will not be returned when user requests ANY as the resource id.

Same logic applies for QDMA channels and TCCs.

For PaRAM Set, there is one difference. If the DMA channels are one-to-one tied to their respective PaRAM Sets (i.e. user cannot 'choose' the PaRAM Set for a particular DMA channel), EDMA3 Driver automatically reserves all those PaRAM Sets which are tied to the DMA channels. Then those PaRAM Sets would not be returned when user requests for ANY PaRAM Set (specifically for linking purpose). This is done in order to avoid allocating the PaRAM Set, tied to a particular DMA channel, for linking purpose. If this constraint is not there, that DMA channel thus could not be used at all, because of the unavailability of the desired PaRAM Set.

Member	Description
ownPaRAMSets [EDMA3_MAX_PARAM_DWRDS]	PaRAM Sets owned by the EDMA3 Driver Instance.
ownDmaChannels [EDMA3_MAX_DMA_CHAN_DWRDS]	DMA channels owned by the EDMA3 Driver Instance.
ownQdmaChannels [EDMA3_MAX_QDMA_CHAN_DWRDS]	QDMA channels owned by the EDMA3 Driver Instance.
ownTccs [EDMA3_MAX_TCC_DWRDS]	TCCs owned by the EDMA3 Driver Instance.
resvdPaRAMSets [EDMA3_MAX_PARAM_DWRDS]	PaRAM Sets reserved during initialization for future use. These will not be given when user requests for ANY available PaRAM Set using 'EDMA3_DRV_LINK_CHANNEL' as resource/channel id.
resvdDmaChannels [EDMA3_MAX_DMA_CHAN_DWRDS]	DMA channels reserved during initialization for future use. These will not be given when user requests for ANY available DMA channel using 'EDMA3_DRV_DMA_CHANNEL_ANY' as resource/channel id.
resvdQdmaChannels [EDMA3_MAX_QDMA_CHAN_DWRDS]	QDMA channels reserved during initialization for future use. These will not be given when user requests for ANY available QDMA channel using 'EDMA3_DRV_QDMA_CHANNEL_ANY' as resource/channel id.
resvdTccs [EDMA3_MAX_TCC_DWRDS]	TCCs reserved during initialization for future use. These will not be given when user requests for ANY available TCC using 'EDMA3_DRV_TCC_ANY' as resource/TCC id.

3.2.3 EDMA3_DRV_InitConfig

This configuration structure is used to initialize the EDMA3 Driver Instance. This configuration information is passed while opening the driver instance.

Member	Description
regionId	Shadow region identifier. Note that only one EDMA3 driver instance can be opened for each shadow region.
isMaster	It tells whether the EDMA3 driver instance is Master or not. Only the shadow region associated with this master instance will receive the EDMA3 interrupts (if enabled).
drvInstInitConfig	EDMA3 resources related shadow region specific information. Which all EDMA3 resources are owned and reserved by this particular instance are told in this configuration structure. User can also pass this structure as NULL. In that case, default static configuration would be taken from the platform specific configuration files (part of the Resource Manager), if available.
drvSemHandle	Driver Instance specific semaphore handle. It is used to share EDMA3 resources (DMA/QDMA channels, PaRAM Sets, TCCs etc) among different users.
gblerrCb	Driver Instance wide global callback function to catch non-channel specific errors from the Channel Controller. for e.g., TCC error, queue threshold exceed error etc.
gblerrData	Application data to be passed back to the global error callback function

3.2.4 *EDMA3_DRV_MiscParam*

This configuration structure is used to specify some misc options while creating the Driver object. New options may also be added into this structure in future.

Member	Description
isSlave	In a multi-master system (for e.g. ARM + DSP), this option is used to distinguish between Master and Slave. Only the Master is allowed to program the global EDMA3 registers (like Queue priority, Queue water-mark level, error registers etc).
param	For future use

3.2.5 *EDMA3_DRV_ChainOptions*

This configuration structure is used to configure the interrupt (final and intermediate) generation and chaining (final and intermediate) options.

Member	Description
tcchEn	<p>Transfer complete chaining enable.</p> <p>When enabled, the chained event register (CER/CERH) bit is set on final chained transfer completion (upon completion of the final/last TR in the PaRAM set). The bit (position) set in CER or CERH is the TCC value specified.</p>
itcchEn	<p>Intermediate transfer completion chaining enable.</p> <p>When enabled, the chained event register (CER/CERH) bit is set on every intermediate chained transfer completion (upon completion of every intermediate TR in the PaRAM set, except the final TR in the PaRAM set). The bit (position) set in CER or CERH is the TCC value specified.</p>
tcintEn	<p>Transfer complete interrupt enable.</p> <p>When enabled, the interrupt pending register (IPR/IPRH) bit is set on transfer completion (upon completion of the final TR in the PaRAM set). The bit (position) set in IPR or IPRH is the TCC value specified. In order to generate a completion interrupt to the CPU, the corresponding Interrupt Enable Register: TCC (IER [TCC]/IERH [TCC]) bit must be set to 1.</p>
itcintEn	<p>Intermediate transfer completion interrupt enable.</p> <p>When enabled, the interrupt pending register (IPR/IPRH) bit is set on every intermediate transfer completion (upon completion of every intermediate TR in the PaRAM set, except the final TR in the PaRAM set). The bit (position) set in IPR or IPRH is the TCC value specified. In order to generate a completion interrupt to the CPU, the corresponding Interrupt Enable Register: TCC (IER[TCC]/IERH[TCC]) bit must be set to 1.</p>

3.2.6 **EDMA3_DRV_PaRAMRegs**

This configuration structure is EDMA3 PaRAM Set in user configurable format. This is a mapping of the EDMA3 PaRAM set provided to the user for ease of modification of the individual fields.

Member	Description
opt	OPT field of PaRAM Set. It consists of various transfer related configuration options. Like interrupt generation options, chaining options, FIFO related options etc.
srcAddr	The 32-bit source address parameter specifies the starting byte address of the source. For FIFO mode transfers, user must program the source address to be aligned to a 256-bit aligned address (5 LSBs of address must be 0). The EDMA3TC will signal an error if this rule is violated.
aCnt	ACNT represents the number of bytes within the 1st dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes. ACNT must be greater than or equal to 1 for a TR to be submitted to EDMA3TC. An ACNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT.
bCnt	BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT are between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535. A BCNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT.
destAddr	The 32-bit destination address parameter specifies the starting byte address of the destination. For FIFO mode, user must program the destination address to be aligned to a 256-bit aligned address (5 LSBs of address must be 0). The EDMA3TC will signal an error if this rule is violated.
srcBIdx	SRCBIDX is a 16-bit signed value (2s complement) used for source address modification between each array in the 2nd dimension. Valid values for SRCBIDX are between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-synchronized and AB-synchronized transfers.
destBIdx	DSTBIDX is a 16-bit signed value (2s complement) used for destination address modification between each array in the 2nd dimension. Valid values for DSTBIDX are between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-synchronized and AB-synchronized transfers.
linkAddr	The EDMA3CC provides a mechanism, called linking, to reload the current PaRAM set upon its natural termination (that is, after the count fields are

	<p>decremented to 0) with a new PaRAM set. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the EDMA3CC loads/reloads the next PaRAM set during linking.</p> <p>User should make sure to program the LINK field correctly, so that link update is requested from a PaRAM address that falls in the range of the available PaRAM addresses on the device.</p> <p>A LINK value of FFFFh is referred to as a NULL link that should cause the EDMA3CC to perform an internal write of 0 to all entries of the current PaRAM set, except for the LINK field that is set to FFFFh.</p>
bCntReload	<p>BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-synchronized transfers. In this case, the EDMA3CC decrements the BCNT value by 1 on each TR submission. When BCNT (conceptually) reaches 0, the EDMA3CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value.</p> <p>For AB-synchronized transfers, the EDMA3CC submits the BCNT in the TR and the EDMA3TC decrements BCNT appropriately. For AB-synchronized transfers, BCNTRLD is not used.</p>
srcCIIdx	<p>SRCCIDX is a 16-bit signed value (2s complement) used for source address modification in the 3rd dimension. Valid values for SRCCIDX are between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-synchronized and AB-synchronized transfers.</p>
destCIIdx	<p>DSTCIDX is a 16-bit signed value (2s complement) used for destination address modification in the 3rd dimension. Valid values are between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array TR in the next frame. It applies to both A-synchronized and AB-synchronized transfers.</p>
cCnt	<p>CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT are between 1 and 65 535. Therefore, the maximum number of frames in a block is 65 535 (64K - 1 frames). A CCNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT.</p> <p>A CCNT value of 0 is considered either a null or dummy transfer.</p>

3.2.7 EDMA3_DRV_EvtQuePriority

This configuration structure is used to set the event queues' priorities. It allows to change the priority of the individual queues and the priority of the transfer request (TR) associated with the events queued in the queue.

3.3 API Specification

This section introduces the application programming interface (API) for the **EDMA3 Driver**.

3.3.1 Creation

This section lists the **EDMA3 Driver** API that is intended for use in Driver Object *creation*.

3.3.1.1 EDMA3_DRV_create ()

Prototype		EDMA3_DRV_Result EDMA3_DRV_create (unsigned int phyCtrllerInstId, const EDMA3_DRV_GblConfigParams *gblCfgParams, const void *param);
Description		<p>This API is used to create the EDMA3 Driver Object. It should be called only ONCE for each EDMA3 hardware instance.</p> <p>Init-time Configuration structure for EDMA3 hardware is provided to pass the SoC specific information. This configuration information could be provided by the user at init-time. In case user doesn't provide it, this information could be taken from the SoC specific configuration file edma3_<SOC_NAME>_cfg.c, in case it is available.</p> <p>This API clears all DCHMAP Registers (in case they are present), clears all PaRAM Sets, clears the error specific registers (EMCR/EMCRh, QEMCR, CCERRCLR) and sets the TCs priorities and Event Queues' watermark levels.</p> <p>After successful completion of this API, Driver Object's state changes to EDMA3_DRV_CREATED from EDMA3_DRV_DELETED.</p>
Arguments	<arg1>	phyCtrllerInstId [IN] EDMA3 Controller Instance Id (Hardware Instance starting from 0).
	<arg2>	gblCfgParams [IN] SoC specific configuration structure for the EDMA3 Hardware. If not provided at run-time, this info will be taken from the configuration file edma3Cfg.c, for the specified platform.
	<arg3>	param [IN] For possible future use.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_create (edma3InstanceId, NULL, NULL);

Comments	<i>EDMA3_DRV_GblConfigParams</i> structure is used to specify the global settings, specific to the SoC. For e.g. number of DMA/QDMA channels, number of PaRAM sets, TCCs, event queues, transfer controllers, base addresses of CC global registers and TC registers, interrupt number for EDMA3 transfer completion, CC error, event queues' priority, watermark threshold level etc. This configuration information is EDMA3 hardware specific and should be provided by the user while creating the EDMA3 Driver object.
Side effects	
See Also	
Errors	EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_E_OBJ_NOT_DELETED.

3.3.2 Configuration

This section lists the **EDMA3 Driver** API that allows user to specify the desired *configuration* parameters of EDMA3 Driver Instance, at run time. It assigns startup/default values to various system parameters of the deployed **EDMA3 Driver** Instance.

3.3.2.1 EDMA3_DRV_open ()

Prototype		EDMA3_DRV_Handle EDMA3_DRV_open (unsigned int phyCtrllerInstId, const EDMA3_DRV_InitConfig *initCfg, EDMA3_DRV_Result *errorCode)	
Description		<p>This API is used to open an EDMA3 Driver Instance. It could be called multiple times, for each possible EDMA3 shadow region. Maximum EDMA3_MAX_REGIONS instances are allowed for each EDMA3 hardware instance. Multiple instances on the same shadow region are NOT allowed.</p> <p>Also, only ONE Master Driver Instance is permitted. This master instance (and hence the region to which it belongs) will only receive the EDMA3 interrupts, if enabled.</p> <p>User could pass the instance specific configuration structure (initCfg.drvInstInitConfig) as a part of the 'initCfg' structure, during init-time. In case user doesn't provide it, this information could be taken from the SoC specific configuration file edma3_<SOC_NAME>_cfg.c, in case it is available.</p> <p>By default, this EDMA3 Driver instance will clear the PaRAM Sets while allocating them. To change the default behavior, user should use the IOCTL interface appropriately.</p>	
Arguments	<arg1>	phyCtrllerInstId [IN]	EDMA3 Controller Instance Id (Hardware Instance starting from 0).
	<arg2>	initCfg [IN]	Configuration structure used to initialize the Driver Instance.
	<arg3>	errorCode [OUT]	Error code returned while opening Driver instance.
Return value		Handle to the opened Driver Instance Or NULL in case of error.	
Calling constraints			

Example	hEdma = EDMA3_DRV_open (phyCtrllerInstId, &initCfg, &errorCode);
Comments	<p>a) Init configuration structure initCfg consists of:</p> <ul style="list-style-type: none"> ❖ regionId - Region Identification Number. ❖ isMaster - Whether EDMA3 Driver Instance is Master or not. Shadow Region tied to this Master Instance will only receive interrupts from the EDMA3 controller, if they are enabled. ❖ drvInstInitConfig - Instance specific resources' configuration. Like resources owned by this region and resources reserved by this region. ❖ drvSemHandle - Instance specific semaphore handle. Used to share resources (DMA/QDMA channels, PaRAM Sets, TCCs etc) among different users. Provided by the user. ❖ gblerrCb - Instance wide global callback function to catch non-channel specific errors from the EDMA3 Channel Controller. for e.g., TCC error, queue threshold exceed error etc. ❖ gblerrData - Application data to be passed back to the callback function. <p>b) This function disables the global interrupts while modifying the global Driver data structures, to make it re-entrant.</p>
See Also	
Errors	EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_E_INVALID_STATE, EDMA3_DRV_E_INST_ALREADY_EXISTS

3.3.3 Control

This section lists all the **EDMA3 Driver** APIs that are intended for use in *controlling* the functioning of **EDMA3 Driver** during run-time.

3.3.3.1 EDMA3_DRV_requestChannel ()

Prototype		EDMA3_DRV_Result EDMA3_DRV_requestChannel (EDMA3_DRV_Handle hEdma, unsigned int *pLCh, unsigned int *pTcc, EDMA3_RM_EventQueue evtQueue, EDMA3_RM_TccCallback tccCb, void *cbData)
Description		This API is used to request for a DMA channel. Each channel (DMA/QDMA/Link) must be requested before initiating a DMA transfer on that channel. The event queue to which the requested channel should be mapped is also specified. Generally, event queue 0 has higher priority than event queue 1.
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	pLch [IN/OUT] Requested logical channel number.
	<arg3>	pTcc [IN/OUT] The channel number on which the completion/error interrupt is generated.
	<arg4>	evtQueue [IN] Event Queue Number to which the channel will be mapped (valid only for the Master Channel request).
	<arg5>	tccCb [IN] TCC callback - caters to channel-specific events like "Event Miss Error" or "Transfer Complete".
	<arg6>	cbData [IN] Data which will be passed directly to the tccCb callback function.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		This function internally uses EDMA3 Resource Manager, which acquires a RM Instance specific semaphore to prevent simultaneous access to the global pool of resources. □ It also disables the global interrupts while modifying the global CC registers. It is re-entrant, but SHOULD NOT be called from the

	user callback function (ISR context).
Example	<pre>result = EDMA3_DRV_requestChannel (hEdma, &chId, &tcc, (EDMA3_RM_EventQueue)0, &callback, NULL);</pre>
Comments	<p>a) Requested logical channel number could be:</p> <ol style="list-style-type: none"> 1) EDMA3_DRV_HW_CHANNEL_EVENT_0 – DMA Channel mapped to EDMA3 Event 0 2) EDMA3_DRV_DMA_CHANNEL_ANY – Any EDMA3 Channel with no event mapping 3) EDMA3_DRV_QDMA_CHANNEL_ANY – Any QDMA Channel 4) EDMA3_DRV_QDMA_CHANNEL_0 – QDMA Channel 0 5) EDMA3_DRV_LINK_CHANNEL – Link Channel, to be linked to some other Master EDMA3 Channel. To request a PaPARAM Set for the purpose of linking, use this. <p>b) Channel number on which the completion interrupt/error will be generated could be:</p> <ol style="list-style-type: none"> 1) EDMA3_DRV_HW_CHANNEL_EVENT_0 – TCC associated with DMA Channel mapped to EDMA3 Event 0. 2) EDMA3_DRV_TCC_ANY - Any TCC with no event mapping. <p>c) This API will not enable the interrupts (IER/IERH register) if the callback function specified by the user is NULL. This is done to provide support for users who want to use EDMA3 in POLL mode.</p>
See Also	
Errors	EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_E_DMA_CHANNEL_UNAVAIL, EDMA3_DRV_E_QDMA_CHANNEL_UNAVAIL, EDMA3_DRV_E_PARAM_SET_UNAVAIL, EDMA3_DRV_E_TCC_UNAVAIL, EDMA3_DRV_E_TCC_REGISTER_FAIL, EDMA3_DRV_E_CH_PARAM_BIND_FAIL

3.3.3.2 *EDMA3_DRV_freeChannel ()*

Prototype		EDMA3_DRV_Result EDMA3_DRV_freeChannel (EDMA3_DRV_Handle hEdma, unsigned int channelId);	
Description		Free the specified channel (DMA/QDMA/Link) and its associated resources (PaRAM Set, TCC etc) and removes various mappings.	
Argument	<arg1>	hEdma [IN]	Handle to the EDMA3 Driver Instance.
	<arg2>	channelId [IN]	Logical Channel number to be freed.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_freeChannel (hEdma, chId);	
Comments		This function disables the global interrupts while modifying the global CC registers and while modifying global data structures, to prevent simultaneous access to the global pool of resources. It is re-entrant.	
See Also			
Errors		EDMA3_DRV_E_INVALID_PARAM	

3.3.3.3 EDMA3_DRV_clearErrorBits ()

Prototype		EDMA3_DRV_Result EDMA3_DRV_clearErrorBits (EDMA3_DRV_Handle hEdma, unsigned int channelId);	
Description		It clears Event Registers and Error Registers for a specific channel and brings back EDMA3 to its initial state.	
Argument	<arg1>	hEdma [IN]	Handle to the EDMA3 Driver Instance.
	<arg2>	channelId [IN]	Logical Channel number to be cleaned.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_clearErrorBits (hEdma, chId);	
Comments		This function is re-entrant for unique channelId values. It is non-re-entrant for same channelId value.	
See Also			
Errors		EDMA3_DRV_E_INVALID_PARAM	

3.3.3.4 *EDMA3_DRV_linkChannel ()*

Prototype		EDMA3_DRV_Result EDMA3_DRV_linkChannel (EDMA3_DRV_Handle hEdma, unsigned int ICh1, unsigned int ICh2);
Description		<p>This API is used to link two previously allocated logical (DMA/QDMA/Link) channels.</p> <p>It sets the Link field of the PaRAM set associated with first logical channel (ICh1) to point it to the PaRAM set associated with second logical channel (ICh2).</p> <p>It also sets the TCC field of PaRAM set associated with second logical channel to the same as that of the first logical channel.</p> <p>After linking the channels, user should not update any PaRAM Set of the channel.</p>
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	ICh1 [IN] Logical Channel to which particular channel will be linked.
	<arg3>	ICh2 [IN] Logical Channel which needs to be linked to the first channel. After the transfer based on the PaRAM set of ICh1 is over, the PaRAM set of ICh2 will be copied to the PaRAM set of ICh1 and transfer will resume. For DMA channels, another sync event is required to initiate the transfer on the Link channel.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		After linking the channels, user should not update any PaRAM Set of the channel.
Example		result = EDMA3_DRV_linkChannel (hEdma, ch1Id, ch2Id);
Comments		This function is re-entrant for unique ICh1 & ICh2 values. It is non-re-entrant for same ICh1 & ICh2 values.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.5 EDMA3_DRV_unlinkChannel ()

Prototype		EDMA3_DRV_Result EDMA3_DRV_unlinkChannel (EDMA3_DRV_Handle hEdma, unsigned int lCh);	
Description		Unlink the channel from the earlier linked logical channel. This function breaks the link between the specified channel and the earlier linked logical channel by clearing the Link Address field.	
Argument	<arg1>	hEdma	[IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh	[IN] Channel for which linking has to be removed.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_unlinkChannel (hEdma, chId);	
Comments		This function is re-entrant for unique lCh values. It is non-re-entrant for same lCh value.	
See Also			
Errors		EDMA3_DRV_E_INVALID_PARAM	

3.3.3.6 *EDMA3_DRV_setOptField ()*

Prototype		EDMA3_DRV_Result EDMA3_DRV_setOptField (EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_OptField optField, unsigned int newOptFieldVal);
Description		<p>Set a particular OPT field in the PaRAM set associated with the logical channel 'lCh'.</p> <p>This API can be used to set various optional parameters for an EDMA3 transfer. Like enable/disable completion interrupts, enable/disable chaining, setting the transfer mode (A/AB Sync), setting the FIFO width etc.</p>
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh [IN] Logical Channel, bound to which PaRAM set OPT field needs to be set.
	<arg3>	optField [IN] The particular field of OPT Word that needs setting.
	<arg4>	newOptFieldVal [IN] The new OPT field value.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_setOptField (hEdma, chId, EDMA3_DRV_OPT_FIELD_TCINTEN, 1u);
Comments		It is re-entrant for unique lCh values. It is non-re-entrant for same lCh value.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.7 *EDMA3_DRV_getOptField ()*

Prototype		EDMA3_DRV_Result EDMA3_DRV_getOptField (EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_OptField optField, unsigned int *optFieldVal);
Description		Get a particular OPT field in the PaRAM set associated with the logical channel 'lCh'. This API can be used to read various optional parameters for an EDMA3 transfer. Like enable/disable completion interrupts, enable/disable chaining, setting the transfer mode (A/AB Sync), setting the FIFO width etc.
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh [IN] Logical Channel bound to which PaRAM Set OPT field is required.
	<arg3>	optField [IN] The particular field of OPT Word that is needed.
	<arg4>	optFieldVal [IN/OUT] Value of the OPT field.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_getOptField (hEdma, chId, EDMA3_DRV_OPT_FIELD_TCINTEN, & optFieldVal);
Comments		It is re-entrant.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.8 EDMA3_DRV_setSrcParams ()

Prototype		EDMA3_DRV_Result EDMA3_DRV_setSrcParams (EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int srcAddr, EDMA3_DRV_AddrMode addrMode, EDMA3_DRV_FifoWidth fifoWidth);	
Description		<p>DMA source parameters setup.</p> <p>It is used to program the source address, source side addressing mode (INCR or FIFO) and the FIFO width in case the addressing mode is FIFO.</p> <p>In FIFO Addressing mode, memory location must be 32 bytes aligned.</p>	
Arguments	<arg1>	hEdma	[IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh	[IN] Logical Channel for which the source parameters need to be configured.
	<arg3>	srcAddr	[IN] Source address.
	<arg4>	addrMode	[IN] Address mode [FIFO or Increment].
	<arg5>	fifoWidth	[IN] Width of FIFO (Valid only if addrMode is FIFO)
		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		<pre>result = EDMA3_DRV_setSrcParams (hEdma, chId, (unsigned int)(srcBuff), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);</pre>	
Comments		This function is re-entrant for unique lCh values. It is non-re-entrant for same lCh value.	
See Also			
Errors		EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_E_ADDRESS_NOT_ALIGNED	

3.3.3.9 EDMA3_DRV_setDestParams ()

Prototype	EDMA3_DRV_Result EDMA3_DRV_setDestParams (EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int destAddr, EDMA3_DRV_AddrMode addrMode, EDMA3_DRV_FifoWidth fifoWidth);		
Description	<p>DMA destination parameters setup.</p> <p>It is used to program the destination address, destination side addressing mode (INCR or FIFO) and the FIFO width in case the addressing mode is FIFO.</p> <p>In FIFO Addressing mode, memory location must be 32 bytes aligned.</p>		
Arguments	<arg1>	hEdma	[IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh	[IN] Logical Channel for which the destination parameters are to be configured
	<arg3>	destAddr	[IN] Destination address.
	<arg4>	addrMode	[IN] Address mode [FIFO or Increment].
	<arg5>	fifoWidth	[IN] Width of FIFO (Valid only if addrMode is FIFO)
Return value	EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.		
Calling constraints			
Example	result = EDMA3_DRV_setDestParams (hEdma, chId, (unsigned int)(destBuff), EDMA3_DRV_ADDR_MODE_INCR, EDMA3_DRV_W8BIT);		
Comments	This function is re-entrant for unique lCh values. It is non-re-entrant for same lCh value.		
See Also			
Errors	EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_E_ADDRESS_NOT_ALIGNED		

3.3.3.10 **EDMA3_DRV_setSrcIndex ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_setSrcIndex (EDMA3_DRV_Handle hEdma, unsigned int lCh, int srcBIdx, int srcCIdx);	
Description		<p>DMA source index setup.</p> <p>It is used to program the source B index and source C index.</p> <p>SRCBIDX is a 16-bit signed value (2s complement) used for source address modification between each array in the 2nd dimension. Valid values for SRCBIDX are between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-synchronized and AB-synchronized transfers.</p> <p>SRCCIDX is a 16-bit signed value (2s complement) used for source address modification in the 3rd dimension. Valid values for SRCCIDX are between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-synchronized and AB-synchronized transfers. Note that when SRCCIDX is applied, the current array in an A-synchronized transfer is the last array in the frame, while the current array in an AB-synchronized transfer is the first array in the frame.</p>	
Arguments	<arg1>	hEdma	[IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh	[IN] Logical Channel for which source indices are to be configured
	<arg3>	srcBIdx	[IN] Source B index
	<arg4>	srcCIdx	[IN] Source C index
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_setSrcIndex (hEdma, chId, srcbidx, srccidx);	
Comments		This function is re-entrant for unique lCh values. It is non-re-entrant for same lCh value.	
See Also			
Errors		EDMA3_DRV_E_INVALID_PARAM	

3.3.3.11 **EDMA3_DRV_setDestIndex ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_setDestIndex (EDMA3_DRV_Handle hEdma, unsigned int lCh, int destBIdx, int destCIdx);	
Description		<p>DMA destination index setup.</p> <p>It is used to program the destination B index and destination C index.</p> <p>DSTBIDX is a 16-bit signed value (2s complement) used for destination address modification between each array in the 2nd dimension. Valid values for DSTBIDX are between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-synchronized and AB-synchronized transfers.</p> <p>DSTCIDX is a 16-bit signed value (2s complement) used for destination address modification in the 3rd dimension. Valid values are between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array TR in the next frame. It applies to both A-synchronized and AB-synchronized transfers. Note that when DSTCIDX is applied, the current array in an A-synchronized transfer is the last array in the frame, while the current array in a AB-synchronized transfer is the first array in the frame.</p>	
Arguments	<arg1>	hEdma	[IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh	[IN] Logical Channel for which destination indices are to be configured.
	<arg3>	destBIdx	[IN] Destination B index.
	<arg4>	destCIdx	[IN] Destination C index.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_setDestIndex (hEdma,chId,desbidx, descidx);	
Comments		This function is re-entrant for unique lCh values. It is non-re-entrant for same lCh value.	
See Also			
Errors		EDMA3_DRV_E_INVALID_PARAM	

3.3.3.12 **EDMA3_DRV_setTransferParams ()**

Prototype	EDMA3_DRV_Result EDMA3_DRV_setTransferParams (EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int aCnt, unsigned int bCnt, unsigned int cCnt, unsigned int bCntReload, EDMA3_DRV_SyncType syncType);	
Description	DMA transfer parameters setup. It is used to specify the various counts (ACNT, BCNT and CCNT), B count reload and the synchronization type.	
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh [IN] Logical Channel for which transfer parameters are to be configured
	<arg3>	aCnt [IN] Count for 1st Dimension. ACNT represents the number of bytes within the 1st dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K – 1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to EDMA3 Transfer Controller. An ACNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT.
	<arg4>	bCnt [IN] Count for 2nd Dimension. BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT are between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K – 1 arrays). A BCNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT.
	<arg5>	cCnt [IN] Count for 3rd Dimension. CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT are between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K – 1 frames). A CCNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT. A CCNT value of 0 is considered either a null or dummy transfer.

	<arg6>	<p>bCntReload [IN] Reload value for bCnt.</p> <p>BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-synchronized transfers. In this case, the EDMA3CC decrements the BCNT value by 1 on each TR submission. When BCNT (conceptually) reaches 0, the EDMA3CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value.</p> <p>For AB-synchronized transfers, the EDMA3CC submits the BCNT in the TR and the EDMA3TC decrements BCNT appropriately. For AB-synchronized transfers, BCNTRLD is not used.</p>
	<arg7>	<p>syncType [IN] Transfer synchronization dimension.</p> <p>0: A-synchronized. Each event triggers the transfer of a single array of ACNT bytes.</p> <p>1: AB-synchronized. Each event triggers the transfer of BCNT arrays of ACNT bytes.</p>
	Return value	EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
	Calling constraints	
	Example	result = EDMA3_DRV_setTransferParams (hEdma, chId, acnt, bcnt, ccnt, BRCnt, EDMA3_DRV_SYNC_A);
	Comments	<p>a) For ACNT, BCNT & CCNT, valid range is 1 to 65535. Value of 0 will result in a null/dummy transfer</p> <p>b) BCNT Reload is used when BCNT decrements to 0 (Transfer request submitted for the last array in 2nd dimension). Only relevant in A-synchronized transfers.</p> <p>c) This function is re-entrant for unique ICh values. It is non-re-entrant for same ICh value.</p>
	See Also	
	Errors	EDMA3_DRV_E_INVALID_PARAM

3.3.3.13 **EDMA3_DRV_chainChannel ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_chainChannel (EDMA3_DRV_Handle hEdma, unsigned int ICh1, unsigned int ICh2, const EDMA3_DRV_ChainOptions *chainOptions);	
Description		<p>Chain the two specified channels.</p> <p>This API is used to chain two previously allocated logical (DMA/QDMA) channels.</p> <p>Chaining is different from Linking. The EDMA3 link feature reloads the current channel parameter set with the linked parameter set. The EDMA3 chaining feature does not modify or update any channel parameter set; it provides a synchronization event to the chained channel.</p>	
Arguments	<arg1>	hEdma	[IN] Handle to the EDMA3 Driver Instance.
	<arg2>	ICh1	[IN] Channel to which particular channel will be chained.
	<arg3>	ICh2	[IN] Channel which needs to be chained to the first channel.
	<arg4>	chainOptions	[IN] Options such as intermediate/final interrupts are required or not, intermediate/final chaining is enabled or not etc.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_chainChannel (hEdma, ch1Id, ch2Id, chainOpt);	
Comments		<p>a) The channel chaining capability allows the completion of an EDMA3 channel transfer to trigger another EDMA3 channel transfer. The purpose is to provide the ability to chain several events through one event occurrence.</p> <p>Chaining is different from linking. The EDMA3 link feature reloads the current channel parameter set with the linked parameter set. The EDMA3 chaining feature does not modify or update any channel parameter set; it provides a synchronization event to the chained channel.</p> <p>b) This function is re-entrant for unique ICh1 & ICh2</p>	

	values. It is non-re-entrant for same ICh1 & ICh2 values.
See Also	
Errors	EDMA3_DRV_E_INVALID_PARAM

3.3.3.14 **EDMA3_DRV_unchainChannel ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_unchainChannel (EDMA3_DRV_Handle hEdma, unsigned int lCh);	
Description		Unchain the specified channel.	
Arguments	<arg1>	hEdma [IN]	Handle to the EDMA3 Driver Instance.
	<arg2>	lCh [IN]	Channel whose chaining with the other channel has to be removed.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_unchainChannel (hEdma, chId);	
Comments		This function is re-entrant for unique lCh values. It is non-re-entrant for same lCh values.	
See Also			
Errors		EDMA3_DRV_E_INVALID_PARAM	

3.3.3.15 **EDMA3_DRV_enableTransfer ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_enableTransfer (EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_TrigMode trigMode);	
Description		<p>Start EDMA transfer on the specified channel.</p> <p>There are multiple ways to trigger an EDMA3 transfer. The triggering mode option allows choosing from the available triggering modes: Event, Manual or QDMA.</p> <p>In event triggered, a peripheral or an externally generated event triggers the transfer. This API clears the Event and Event Miss Register and then enables the DMA channel by writing to the EESR.</p> <p>In manual triggered mode, CPU manually triggers a transfer by writing a 1 in the Event Set Register (ESR/ESRH). This API writes to the ESR/ESRH to start the transfer.</p> <p>In QDMA triggered mode, a QDMA transfer is triggered when a CPU (or other EDMA3 programmer) writes to the trigger word of the QDMA channel PaRAM set (auto-triggered) or when the EDMA3CC performs a link update on a PaRAM set that has been mapped to a QDMA channel (link triggered). This API enables the QDMA channel by writing to the QEESR register.</p>	
Arguments	<arg1>	hEdma	[IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh	[IN] Channel on which transfer has to be started.
	<arg3>	trigMode	[IN] Mode of triggering start of transfer (Manual, QDMA or Event)
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_enableTransfer (hEdma,chId,EDMA3_DRV_TRIG_MODE_MANUAL);	
Comments		This function is re-entrant for unique lCh values. It is non-re-entrant for same lCh value.	
See Also			

Errors	EDMA3_DRV_E_INVALID_PARAM
---------------	---------------------------

3.3.3.16 **EDMA3_DRV_disableTransfer ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_disableTransfer (EDMA3_DRV_Handle hEdma, unsigned int ICh, EDMA3_DRV_TrigMode trigMode);	
Description		<p>Disable EDMA transfer on the specified channel.</p> <p>There are multiple ways by which an EDMA3 transfer could be triggered. The triggering mode option allows choosing from the available triggering modes: Event, Manual or QDMA.</p> <p>To disable a channel which was previously triggered in manual mode, this API clears the Secondary Event Register and Event Miss Register, if set, for the specific DMA channel.</p> <p>To disable a channel which was previously triggered in QDMA mode, this API clears the QDMA Even Enable Register, for the specific QDMA channel.</p> <p>To disable a channel which was previously triggered in event mode, this API clears the Event Enable Register, Event Register, Secondary Event Register and Event Miss Register, if set, for the specific DMA channel.</p>	
Arguments	<arg1>	hEdma	[IN] Handle to the EDMA3 Driver Instance.
	<arg2>	ICh	[IN] Channel on which transfer has to be stopped.
	<arg3>	trigMode	[IN] Mode of triggering start of transfer (Manual, QDMA or Event)
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_disableTransfer (hEdma,chId,EDMA3_DRV_TRIG_MODE_MANUAL);	
Comments		This function is re-entrant for unique ICh values. It is non-re-entrant for same ICh value.	
See Also			
Errors		EDMA3_DRV_E_INVALID_PARAM	

3.3.3.17 ***EDMA3_DRV_disableLogicalChannel ()***

Prototype		EDMA3_DRV_Result EDMA3_DRV_disableLogicalChannel (EDMA3_DRV_Handle hEdma, unsigned int ICh, EDMA3_DRV_TrigMode trigMode);	
Description		<p>Disable the event driven DMA channel or QDMA channel.</p> <p>This API disables the DMA channel (which was previously triggered in event mode) by clearing the Event Enable Register; it disables the QDMA channel by clearing the QDMA Event Enable Register.</p> <p>This API should NOT be used for DMA channels which are not mapped to any hardware events and are used for memory-to-memory copy based transfers. In case of that, this API returns error.</p>	
Arguments	<arg1>	hEdma	[IN] Handle to the EDMA3 Driver Instance.
	<arg2>	ICh	[IN] DMA/QDMA Channel which needs to be disabled.
	<arg3>	trigMode	[IN] Mode of triggering start of transfer
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_disableLogicalChannel (hEdma, chId, EDMA3_DRV_TRIG_MODE_QDMA);	
Comments		This function is re-entrant for unique ICh values. It is non-re-entrant for same ICh value.	
See Also			
Errors		EDMA3_DRV_E_INVALID_PARAM	

3.3.3.18 **EDMA3_DRV_setQdmaTrigWord ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_setQdmaTrigWord (EDMA3_DRV_Handle hEdma, unsigned int channelId, EDMA3_RM_QdmaTrigWord trigWord);
Description		Assign a Trigger Word to the specified QDMA channel. This API sets the Trigger word for the specific QDMA channel in the QCHMAP Register. Default QDMA trigger word is CCNT.
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	channelId [IN] QDMA Channel which needs to be assigned the Trigger Word.
	<arg3>	trigWord [IN] The Trigger Word for the QDMA channel. Trigger Word is the word in the PaRAM Register Set which, when written to by CPU, will start the QDMA transfer automatically.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_setQdmaTrigWord (hEdma, qChId, EDMA3_RM_QDMA_TRIG_DST);
Comments		This function is re-entrant for unique ICh values. It is non-re-entrant for same ICh value.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.19 **EDMA3_DRV_setPaRAM ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_setPaRAM (EDMA3_DRV_Handle hEdma, unsigned int lCh, const EDMA3_DRV_PaRAMRegs newPaRAM);
Description		<p>Copy the user specified PaRAM Set onto the PaRAM Set associated with the logical channel (DMA/QDMA/Link).</p> <p>This API takes a PaRAM Set as input and copies it onto the actual PaRAM Set associated with the logical channel. OPT field of the PaRAM Set is written first and the CCNT field is written last.</p> <p>Caution: It should be used carefully when programming the QDMA channels whose trigger words are not CCNT field.</p>
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh [IN] Logical Channel for which new PaRAM set is specified.
	<arg3>	newPaRAM [IN] Parameter RAM set to be copied onto existing PaRAM.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_setPaRAM (hEdma, lCh, newPaRAM);
Comments		This function is re-entrant for unique lCh values. It is non-re-entrant for same lCh value.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.20 **EDMA3_DRV_getPaRAM ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_getPaRAM (EDMA3_DRV_Handle hEdma, unsigned int lCh, const EDMA3_DRV_PaRAMRegs *currPaRAM);
Description		Retrieve existing PaRAM set associated with specified logical channel (DMA/QDMA/Link).
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh [IN] Logical Channel for which new PaRAM set is specified.
	<arg3>	currPaRAM [IN] User gets the existing PaRAM here.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_getPaRAM (hEdma, lCh, &currPaRAM);
Comments		This function is re-entrant.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.21 **EDMA3_DRV_setPaRAMEntry ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_setPaRAMEntry (EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_PaRAMEntry paRAMEntry, unsigned int newPaRAMEntryVal);
Description		Set a particular PaRAM set entry of the specified PaRAM set
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh [IN] Logical Channel bound to the Parameter RAM set whose specified field needs to be set.
	<arg3>	paRAMEntry [IN] Specify the PaRAM set entry which needs to be set.
	<arg4>	newPaRAMEntryVal [IN] The new field setting
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_setPaRAMEntry (hEdma, qChId, EDMA3_DRV_PARAM_ENTRY_DST, (unsigned int)(dstBuff));
Comments		This function is re-entrant for unique lCh values. It is non-re-entrant for same lCh value.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.22 **EDMA3_DRV_getPaRAMEntry ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_getPaRAMEntry (EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_PaRAMEntry paRAMEntry, unsigned int *paRAMEntryVal);
Description		Get a particular PaRAM set entry of the specified PaRAM set
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh [IN] Logical Channel bound to the Parameter RAM set whose specified field needs to be get.
	<arg3>	paRAMEntry [IN] Specify the PaRAM set entry which needs to be get.
	<arg4>	paRAMEntryVal [IN] The value of the field
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_getPaRAMEntry (hEdma, qChId, EDMA3_DRV_PARAM_ENTRY_DST, &dstBuff);
Comments		This function is re-entrant.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.23 **EDMA3_DRV_setPaRAMField ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_setPaRAMField (EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_PaRAMField paRAMField, unsigned int newPaRAMFieldVal);
Description		Set a particular PaRAM set field of the specified PaRAM set
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh [IN] Logical Channel bound to the Parameter RAM set whose specified field needs to be set.
	<arg3>	paRAMField [IN] Specify the PaRAM set field which needs to be set.
	<arg4>	newPaRAMFieldVal [IN] The new field setting
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_setPaRAMField (hEdma, lCh, EDMA3_DRV_PARAM_FIELD_SRCADDR, newPaRAMFieldVal);
Comments		This function is re-entrant for unique lCh values. It is non-re-entrant for same lCh value.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.24 **EDMA3_DRV_getPaRAMField ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_getPaRAMField (EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_PaRAMField paRAMField, unsigned int *currPaRAMFieldVal);
Description		Get a particular PaRAM set field of the specified PaRAM set
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh [IN] Logical Channel bound to the Parameter RAM set whose specified field needs to be get.
	<arg3>	paRAMField [IN] Specify the PaRAM set field which needs to be get.
	<arg4>	currPaRAMFieldVal [IN] The value of the field
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_getPaRAMField (hEdma, lCh, EDMA3_DRV_PARAM_FIELD_SRCADDR, &currPaRAMFieldVal);
Comments		This function is re-entrant.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.25 **EDMA3_DRV_setEvtQPriority ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_setEvtQPriority (EDMA3_DRV_Handle hEdma, const EDMA3_DRV_EvtQuePriority evtQPriObj);
Description		Sets EDMA TC priority. User can program the priority of the Event Queues at a system-wide level. This means that the user can set the priority of an IO initiated by either of the TCs (Transfer Controllers) relative to IO initiated by the other bus masters on the device (ARM, DSP, USB, etc)
Argume	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	evtQPriObj [IN] Priority of the Event Queues
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_setEvtQPriority (hEdma, &evtQPriObj);
Comments		This function disables the global interrupts while modifying the global CC Registers, to make it re-entrant.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.26 **EDMA3_DRV_mapChToEvtQ ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_mapChToEvtQ (EDMA3_DRV_Handle hEdma, unsigned int channelId, EDMA3_RM_EventQueue eventQ);	
Description		Associate Channel to Event Queue	
Arguments	<arg1>	hEdma [IN]	Handle to the EDMA3 Driver Instance.
	<arg2>	channelId [IN]	Logical Channel to which the Event Queue is to be mapped.
	<arg3>	eventQ [IN]	The Event Queue which is to be mapped to the DMA channel.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_mapChToEvtQ (hEdma, channelId, eventQ);	
Comments		This function disables the global interrupts while modifying the global CC Registers, to make it re-entrant.	
See Also			
Errors		EDMA3_DRV_E_INVALID_PARAM	

3.3.3.27 **EDMA3_DRV_getMapChToEvtQ ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_getMapChToEvtQ (EDMA3_DRV_Handle hEdma, unsigned int channelId, unsigned int *mappedEvtQ);
Description		Get the Event Queue mapped to the specified DMA/QDMA channel
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	channelId [IN] Logical Channel whose associated Event Queue is needed
	<arg3>	mappedEvtQ [IN/OUT] The Event Queue which is mapped to the DMA/QDMA channel.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_getMapChToEvtQ (hEdma, channelId, &mappedEvtQ);
Comments		This function is re-entrant.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.28 **EDMA3_DRV_setCCRegister ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_setCCRegister (EDMA3_DRV_Handle hEdma, unsigned int regOffset, unsigned int newRegValue);	
Description		Sets a particular EDMA3 Channel Controller (CC) register, by specifying the offset and value. Since all the CC registers are 4 bytes in length, the offset specified should be 4-bytes aligned in nature.	
Arguments	<arg1>	hEdma [IN]	Handle to the EDMA3 Driver Instance.
	<arg2>	regOffset [IN]	CC Register offset whose value needs to be set.
	<arg3>	newRegValue [IN]	New CC Register Value
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_setCCRegister(hEdma, ccRegOffset, newRegVal);	
Comments		This function is non re-entrant for users using the same EDMA handle i.e. working on the same shadow region. Before modifying a register, it tries to acquire a semaphore (Driver instance specific), to protect simultaneous modification of the same register by two different users. After the successful change, it releases the semaphore. For users working on different shadow regions, thus different EDMA handles, this function is re-entrant.	
See Also			
Errors		EDMA3_DRV_E_INVALID_PARAM	

3.3.3.29 **EDMA3_DRV_getCCRegister ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_getCCRegister (EDMA3_DRV_Handle hEdma, unsigned int regOffset, unsigned int *regValue);
Description		Gets a particular EDMA3 Channel Controller (CC) register, by specifying the offset. Since all the CC registers are 4 bytes in length, the offset specified should be 4-bytes aligned in nature.
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	regOffset [IN] CC Register offset whose value is needed
	<arg3>	regValue [IN/OUT] CC Register Value
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_getCCRegister (hEdma, ccRegOffset, &ccRegVal);
Comments		This function is re-entrant.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.30 **EDMA3_DRV_waitAndClearTcc ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_waitAndClearTcc (EDMA3_DRV_Handle hEdma, unsigned int tccNo);	
Description		Wait for a transfer completion interrupt to occur. This is a blocking function that returns when the IPR/IPRH bit corresponding to the tccNo specified, is SET. It clears the corresponding bit while returning also.	
Arguments	<arg1>	hEdma [IN]	Handle to the EDMA3 Driver Instance.
	<arg2>	tccNo [IN]	TCC, specific to which the function waits on a IPR/IPRH bit.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_waitAndClearTcc (hEdma, tccNo);	
Comments		This function is re-entrant for different tccNo. THIS FUNCTION WAITS FOR THE SPECIFIC BIT INDEFINITELY (IN A TIGHT LOOP, WITH OUT ANY DELAY IN BETWEEN). USE IT CAUTIOUSLY.	
See Also			
Errors		EDMA3_DRV_E_INVALID_PARAM	

3.3.3.31 **EDMA3_DRV_checkAndClearTcc ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_checkAndClearTcc (EDMA3_DRV_Handle hEdma, unsigned int tccNo, unsigned short *tccStatus);
Description		Returns the status of a previously initiated transfer. This is a non-blocking function that returns the status of a transfer, based on the IPR/IPRH bit. This bit corresponds to the tccNo specified by the user. It clears the corresponding bit, if SET, while returning also.
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	tccNo [IN] TCC, specific to which the function checks the status of the IPR/IPRH bit.
	<arg3>	tccStatus [IN/OUT] Status of the transfer is returned here. Returns "TRUE" if the transfer has completed (IPR/IPRH bit SET), "FALSE" if the transfer has not completed successfully (IPR/IPRH bit NOT SET).
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_checkAndClearTcc (hEdma, tccNo, &tccStatus);
Comments		This function is re-entrant for different tccNo.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.32 **EDMA3_DRV_Ioctl ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_Ioctl(EDMA3_DRV_Handle hEdma, EDMA3_DRV_IoctlCmd cmd, void *cmdArg, void *param);
Description		This function provides IOCTL functionality for EDMA3 Driver.
Arguments	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	cmd [IN] IOCTL command to be performed.
	<arg3>	cmdArg [IN/OUT] IOCTL command argument (if any)
	<arg4>	param [IN/OUT] Device/Cmd specific argument
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_Ioctl (hEdma, EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION, (void *)1,NULL);
Comments		For 'EDMA3_DRV_IOCTL_GET_PARAM_CLEAR_OPTION', this function is re-entrant. For 'EDMA3_DRV_IOCTL_SET_PARAM_CLEAR_OPTION', this function is re-entrant for different EDMA3 Driver Instances (handles).
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM

3.3.3.33 **EDMA3_DRV_getPaRAMPhyAddr ()**

Prototype		EDMA3_DRV_Result EDMA3_DRV_getPaRAMPhyAddr (EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int *paramPhyAddr);	
Description		Get the PaRAM Set Physical Address associated with a logical channel. This function returns the PaRAM Set Phy Address (unsigned 32 bits). Least significant 16 bits of this address could be used to program the LINK field in the PaRAM Set. Users which program the LINK field directly SHOULD use this API to get the associated PaRAM Set address with the LINK channel.	
Arguments	<arg1>	hEdma	[IN] Handle to the EDMA3 Driver Instance.
	<arg2>	lCh	[IN] Logical Channel for which the PaRAM set offset is required.
	<arg3>	paramPhyAddr	[IN/OUT] PaRAM Set Offset Value
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.	
Calling constraints			
Example		result = EDMA3_DRV_getPaRAMPhyAddr (hEdma, lChId, ¶mPhyAddr);	
Comments		This function is re-entrant.	
See Also			
Errors		EDMA3_DRV_E_INVALID_PARAM	

3.3.3.34 **EDMA3_DRV_getInstHandle ()**

Prototype		EDMA3_DRV_Handle EDMA3_DRV_getInstHandle (unsigned int phyCtrllerInstId, EDMA3_RM_RegionId regionId, EDMA3_DRV_Result *errorCode);
Description		<p>Returns the previously opened EDMA3 Driver Instance handle.</p> <p>This API is used to return the previously opened EDMA3 Driver's Instance Handle (region specific), which could be used to call other EDMA3 Driver APIs. Since EDMA3 Driver does not allow multiple instances, for a single shadow region, this API is provided. This API is meant for users who DO NOT want to / could not open a new Driver Instance and hence re-use the existing Driver Instance to allocate EDMA3 resources and use various other EDMA3 Driver APIs.</p> <p>In case the Driver Instance is not yet opened, NULL is returned as the function return value whereas EDMA3_DRV_E_INST_NOT_OPENED is returned in the errorCode.</p>
Arguments	<arg1>	phyCtrllerInstId [IN] EDMA3 Controller Instance Id (Hardware instance id, starting from 0).
	<arg2>	regionId [IN] Shadow Region id for which the previously opened driver's instance handle is required.
	<arg3>	errorCode [IN/OUT] Error code while returning Driver Instance Handle.
Return value		EDMA3_DRV_Handle: If successful, this API will return the driver's instance handle.
Calling constraints		
Example		result = EDMA3_DRV_getInstHandle (ctrllerInstId, regionId, &errorCode);
Comments		<p>a) This API returns the previously opened EDMA3 Driver's Instance handle. The instance, if exists, could have been opened by some other user (most probably) or may be by the same user calling this API. If it was opened by some other user, then that user can very well close this instance anytime, without even knowing that the same instance handle is being used by other users as well. In that case, the handle becomes INVALID and user has to open a valid driver instance for his/her use.</p>

	b) This function is re-entrant.
See Also	
Errors	EDMA3_DRV_E_INVALID_PARAM EDMA3_DRV_E_INST_NOT_OPENED

3.3.4 Termination

This section should list all the **EDMA3 Driver** APIs that help in gracefully terminating the deployed **EDMA3 Driver** run-time entities.

3.3.4.1 *EDMA3_DRV_close ()*

Prototype		EDMA3_DRV_Result EDMA3_DRV_close(EDMA3_DRV_Handle hEdma, void *param)
Description		It is used to close an already opened EDMA3 Driver Instance. It should be called when the EDMA3 driver functionality is no more required
Argument	<arg1>	hEdma [IN] Handle to the EDMA3 Driver Instance.
	<arg2>	param [IN] For possible future use.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_close (hEdma, NULL);
Comments		This function disables the global interrupts while modifying the global Driver data structures, to make it re-entrant.
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_E_OBJ_NOT_OPENED, EDMA3_DRV_E_RM_CLOSE_FAIL

3.3.4.2 *EDMA3_DRV_delete ()*

Prototype		EDMA3_DRV_Result EDMA3_DRV_delete (unsigned int phyCtrllerInstId, void param);
Description		EDMA3 Driver instance deletion. Use this API to delete the EDMA3 Driver Object. It should be called ONCE for each EDMA3 hardware instance. Note: It should be called ONLY after closing all the EDMA3 Driver Instances.
Argument	<arg1>	phyCtrllerInstId [IN] EDMA3 Controller Instance Id (Hardware Instance Id, starting from 0).
	<arg2>	param [IN] For possible future use.
Return value		EDMA3_DRV_SOK or EDMA3_DRV Error Code in case of error.
Calling constraints		
Example		result = EDMA3_DRV_delete (phyCtrllerInstId, NULL);
Side effects		
See Also		
Errors		EDMA3_DRV_E_INVALID_PARAM, EDMA3_DRV_E_OBJ_NOT_CLOSED, EDMA3_DRV_E_INVALID_STATE

3.4 EDMA3 Driver Initialization

EDMA3 Driver should be initialized first before it can be used by the peripheral drivers or application. During initialization, EDMA3 driver object is created first and then a region specific EDMA3 driver instance is opened. Following are the APIs which are used for the initialization:

```
/* EDMA3 Driver Object Creation */
```

```
EDMA3_DRV_Result EDMA3_DRV_create (unsigned int  
phyCtrllerInstId, const EDMA3_DRV_GblConfigParams  
*gblCfgParams, const void *param)
```

```
/* EDMA3 Driver Instance Opening */
```

```
EDMA3_DRV_Result EDMA3_DRV_open (unsigned int  
phyCtrllerInstId, const EDMA3_DRV_InitConfig *initCfg,  
EDMA3_DRV_Result *errorCode)
```

These APIs should be mandatorily called once by the global initialization routine or by the user itself, for EDMA3 driver functioning. Also, they can be called further for other usage.


Note 1: During the initialization sequence, EDMA3 Driver, being an OS independent module, doesn't register various interrupt handlers with the underlying OS. The application which is using the EDMA3 Driver should register the various Interrupt Handlers (ISRs in Resource Manager) with the underlying OS on which it is running. Similarly, the application should un-register the previously registered Interrupt Handlers when the Driver instance is no more required.

Note 2: While un-registering the interrupt handlers, it should be taken care by the application that no other applications, using the interrupt functionality, are functioning. Otherwise, the un-registration done by one application may stop other applications. The un-registration should be done only when no more applications, using the interrupt functionality, are functioning.


3.5 API Flow Diagram

Below are the flow diagrams for some **EDMA3 Driver** APIs which interact with the **EDMA3 Resource Manager** for their functioning.


3.5.1 EDMA3 Driver Creation




3.5.2 EDMA3 Open




3.5.3 EDMA3 Request Channel (DMA / QDMA Channel)




3.5.4 EDMA3 Request Channel (LINK Channel)



3.5.5 EDMA3 Close



3.5.6 EDMA3 Delete



3.6 API Usage Example

Below is a flow-chart describing the steps required to create the Driver Object and then initialize a region specific Driver Instance. Afterwards, if required, the application has to register the various interrupt handlers with the underlying OS.

After the successful opening, the Driver instance can be used to call other EDMA3 Driver APIs.

```


/* Create the EDMA3 Driver Object for the specific EDMA3 Hardware instance phyCtrllerInstId. Global
EDMA3 controller specific information will be taken from the configuration file edma3Cfg.c (second
argument as NULL) */

```

```

unsigned int edma3InstanceId = 0;
EDMA3_DRV_InitConfig initCfg;
EDMA3_DRV_Result edma3Result = EDMA3_DRV_SOK;
EDMA3_OS_SemAttrs semAttrs = {EDMA3_OS_SEMTYPE_FIFO, NULL};
edma3Result = EDMA3_DRV_create (phyCtrllerInstId, NULL, NULL);


```



```

/* Driver Object created successfully. Create a semaphore now for driver instance. */
edma3Result = edma3OsSemCreate(1, &semAttrs, &initCfg.drvSemHandle);

```



```


/* Save the semaphore handle for future use */
semHandle = initCfg.drvSemHandle;

/* Create a EDMA3 Driver Instance tied to a specific region, passing all the required configuration
info in initCfg. Region specific information will be taken from the configuration file edma3Cfg.c
(initCfg.dvrInstInitConfig as NULL) */
EDMA3_DRV_InitConfig initCfg;
initCfg.isMaster = TRUE;
initCfg.regionId = (EDMA3_RM_RegionId)1;
initCfg.drvSemHandle = NULL;

initCfg.gblerrCb = NULL;
initCfg.gblerrData = NULL;

/* Driver instance specific config NULL */
initCfg.dvrInstInitConfig = NULL;
hEdma = EDMA3_DVR_open (phyCtrllerInstId, &initCfg, &edmaResult);

```



```

/* Register the interrupt handlers with the underlying OS, if required. */
registerEdma3Interrupts();

```

```

/*EDMA3 Driver Instance Successfully Opened */
/* Use the driver handle returned hEdma to call other driver APIs */

```

/* Below are the steps required to create the Driver Object and then initialize a region specific Driver Instance. Afterwards, if required, the application has to register the various interrupt handlers with the underlying OS. */

```

/** EDMA3 Driver Handle, used to call all the Driver APIs */
EDMA3_DRV_Handle hEdma = NULL;

/** EDMA3 Driver Instance specific Semaphore handle */
static EDMA3_OS_Sem_Handle semHandle = NULL;

EDMA3_DRV_Result edma3init()
{
    unsigned int edma3InstanceId = 0;
    EDMA3_DRV_InitConfig initCfg;
    EDMA3_DRV_Result edma3Result = EDMA3_DRV_SOK;
    EDMA3_OS_SemAttrs semAttrs = {EDMA3_OS_SEMTYPE_FIFO, NULL};

    if (NULL == hEdma)
    {
        /* configuration structure for the Driver */
        initCfg.isMaster = TRUE;
        initCfg.regionId = (EDMA3_RM_RegionId)1u;
        initCfg.drvSemHandle = NULL;
        /* Driver instance specific config NULL */
        initCfg.drvInstInitConfig = NULL;
        initCfg.gblerrCb = NULL;
        initCfg.gblerrData = NULL;


        /* Create EDMA3 Driver Object first. */
        edma3Result = EDMA3_DRV_create (edma3InstanceId, NULL, NULL);
        if (edma3Result != EDMA3_DRV_SOK)
        {
            /* Report error */
            return edma3Result;
        }
        else
        {
            /**
             * Driver Object created successfully.
             * Create a semaphore now for driver instance.
             */
            edma3Result = edma3OsSemCreate(1, &semAttrs, &initCfg.drvSemHandle);
            if (edma3Result != EDMA3_DRV_SOK)
            {
                /* Report error */
                return edma3Result;
            }
            else
            {
                /* Save the semaphore handle for future use */
                semHandle = initCfg.drvSemHandle;

                /* Open the Driver Instance */
                hEdma = EDMA3_DRV_open (edma3InstanceId, (void *) &initCfg, &edma3Result);
                if (NULL == hEdma)
                {
                    /* Report error */
                    return edma3Result;
                }
            }
        }
    }
}

```

```
else
{
/**
* Register Interrupt Handlers for various interrupts
* like transfer completion interrupt, CC error
* interrupt, TC error interrupts etc, if required.
*/
}
}
}
else
{
/* EDMA3 Driver Already Initialized... */
}
return edma3Result;
}
```

Below is the flow diagram for an application requesting a DMA channel to transfer data. After the transfer completion, EDMA3 Resource Manager calls the application specific call-back function, along with the status code.



Below is the sample code describing the steps required to close the already opened EDMA3 Driver Instance and then delete the EDMA3 Driver Object. It should be done when EDMA3 driver functionality is no more required.

```
EDMA3_DRV_Result edma3deinit(void)
{
    unsigned int edmaInstanceId = 0;
    EDMA3_DRV_Result  edma3Result = EDMA3_DRV_SOK;

    /* Un-register Interrupt Handlers first, if previously registered. */

    /* Delete the semaphore */
    edma3Result = edma3OsSemDelete(semHandle);

    if (EDMA3_DRV_SOK != edma3Result )
    {
        /* Report error */
        return edma3Result;
    }
    else
    {
        /* Make the semaphore handle as NULL. */
        semHandle = NULL;

        /* Now, close the EDMA3 Driver Instance */
        edma3Result = EDMA3_DRV_close (hEdma, NULL);

        if (EDMA3_DRV_SOK != edma3Result )
        {
            /* Report error */
            return edma3Result;
        }
        else
        {
            /* Now, delete the EDMA3 Driver Object */
            edma3Result = EDMA3_DRV_delete (edmaInstanceId, NULL);

            if (EDMA3_DRV_SOK != edma3Result )
            {
                /* Report error */
                return edma3Result;
            }
        }
    }

    return edma3Result;
}
```

Chapter 4

EDMA3 Driver Porting

This chapter discusses how to port ***EDMA3 Driver (and EDMA3 Resource Manager)*** to other supported target platforms and operating systems.

3.7 Getting Started

The **EDMA3 Driver** is based upon PSP Framework architecture making portability and re-usability as prime requirements. Based upon the architecture, the EDMA3 Driver is made like it can be ported to another platform very easily. EDMA3 Driver itself is completely platform independent. So for its proper functioning, user has to provide the platform specific configuration, which will be used by the Resource Manager internally for managing all the resources.

The platform specific configuration can be provided in two ways:

- a) Provide the configuration during init time only while calling the APIs: EDMA3_DRV_create () (for providing the global hardware specific configuration) and EDMA3_DRV_open () (for providing the shadow regions specific configuration), OR,
- b) Create the platform specific configuration file "edma3_<PLATFORM_NAME>_cfg.c" in "edma3_ild_<VERSION_NUMBER>\packages\ti\sdo\edma3\rm\src\configs" folder, if it is not already there. Create one platform specific Resource Manager CCS PJT file in folder "edma3_ild_<VERSION_NUMBER>\packages\ti\sdo\edma3\rm\build" which will take this configuration file as input and generate a platform specific library.

Support is already provided for multiple platforms. To port to a new platform, user is advised to look the existing files.

Also, the EDMA3 Driver module is completely OS-agnostic, for make it's porting to a different OS completely hassle-free. It is designed in such a way that the OS dependent part has to be provided by the user for its proper functioning. This is done in order to make the EDMA3 Driver OS independent.

The following OS dependent part of the EDMA3 Package has to be provided by the user:

- a) **Critical section entry and exit functions:** They should be implemented by the application for proper linking with the EDMA3 Driver. The Driver uses these functions for proper sharing of resources (among various users) and for other purposes and assumes the implementation of these functions to be provided by the application. Without the definitions being provided, the image won't get linked properly.

```
/** Entry to critical section */
```

```
extern void edma3OsProtectEntry (int level, unsigned int
*intState);
```

```
/** Exit from critical section */
```

```
extern void edma3OsProtectExit (int level, unsigned int intState);
```

These APIs should be mandatorily implemented once by the global initialization routine or by the user itself, for proper linking.

- b) **Semaphore related functions:** They should be implemented by the application for proper linking with the EDMA3 Driver and Resource Manager. The EDMA3 Resource Manager uses these functions for proper sharing of resources (among various users) and assumes the implementation of these functions to be provided by the application. Without the definitions being provided, the image won't get linked properly.

```
/** EDMA3 OS Semaphore Take */
```

```
extern EDMA3_DRV_Result edma3OsSemTake
(EDMA3_OS_Sem_Handle hSem, int mSecTimeout);
```

```
/** EDMA3 OS Semaphore Give */
```

```
extern EDMA3_DRV_Result edma3OsSemGive
(EDMA3_OS_Sem_Handle hSem);
```

- c) **Interrupts registration and un-registration:** It is not done by the EDMA3 Driver or the Resource Manager. The application which is using the EDMA3 Driver should register the various Interrupt Handlers (ISRs in Resource Manager) with the underlying OS on which it is running. Similarly, the application should un-register the previously registered Interrupt Handlers when the Driver instance is no more required.

Public header file
 "edma3_ild_<VERSION_NUMBER>\packages\ti\sdo\edma3\rm\edma3_common.h" contains all the OS dependent part which needs to be provided by the user application.

Sample initialization libraries are already provided for multiple platforms which provide the DSP/BIOS side OS adaptation layer implementation and platform specific configuration for proper functioning of the EDMA3 Driver. User is encouraged to look at them and use them in the porting activity.

3.8 Step-by-Step procedure for porting

This section provides illustrative description on how to port the EDMA3 Driver to the selected platform and the OS.

3.8.1 *edma3_<PLATFORM_NAME>_cfg.c:*

EDMA3_DRV_GblConfigParams is the initialization structure which is used to specify the EDMA3 Hardware specific global settings, specific to the SoC. For e.g. number of DMA/QDMA channels, number of PaRAM sets, TCCs, event queues, transfer controllers, base addresses of CC global registers and TC registers, interrupt number for EDMA3 transfer completion, CC error, event queues' priority, watermark threshold level etc. This configuration information is SoC specific and could be provided by the user at run-time also while creating the EDMA3 Driver object. In case user doesn't provide it, this information will be taken from the configuration file, in case it is available for the specific SoC.

Similarly, *EDMA3_DRV_InstanceInitConfig* is the initialization structure which is used to specify the EDMA3 Resource Manager Region specific settings. For e.g. resources (DMA/QDMA channels, PaRAM sets, TCCs) owned and reserved by this EDMA3 driver instance. This configuration information is shadow region (or master) specific and could be provided by the user at run-time while creating the EDMA3 Driver instance. In case user doesn't provide it, this information will be taken from the configuration file, in case it is available for the specific SoC for the specific shadow region.

To summarize, this file contains the global and region specific configuration information for EDMA3 for the specific platform. User can create this file by adding the desired information for the new SoC, or he/she can provide this info at init-time.

User can find the sample configuration files for different platforms at:

"edma3_ild_<VERSION_NUMBER>\packages\ti\sdo\edma3\rm\src\configs". On the same lines, user can create different configuration file for another platform.

3.8.2 *edma3_rm_bios_<PLATFORM_NAME>_lib.pjt*

Platform specific EDMA3 configuration file will be included as a source file in the platform specific CCS PJT file. This CCS PJT file will then generate the platform specific Resource Manager library.

User can find the various CCS PJT files for different platforms at: "edma3_1ld_<VERSION_NUMBER>\packages\ti\sdo\edma3\rm\build", in the platform specific folder. On the same lines, user can create different PJT file for another platform.

3.8.3 OS-dependent (sample) Implementation

Following is the sample implementation of OS dependent functions.

DSP/BIOS version 5.32.02 is the reference OS chosen here for the DM643X platform.

/* Below is the sample configuration file which specifies EDMA3 hardware related information like number of transfer controllers, various interrupt ids etc. It is used while interrupts enabling / disabling, in the sample application. */

```

/* DM643X Specific EDMA3 Information */

#include <ti/sdo/edma3/drv/edma3_drv.h>

/** Number of Event Queues available */
#define EDMA3_NUM_EVTQUE                3u
/** Number of Transfer Controllers available */
#define EDMA3_NUM_TC                    3u
/** Interrupt no. for Transfer Completion */
#define EDMA3_CC_XFER_COMPLETION_INT    36u
/** Interrupt no. for CC Error */
#define EDMA3_CC_ERROR_INT              37u
/** Interrupt no. for TCs Error */
#define EDMA3_TC0_ERROR_INT             38u
#define EDMA3_TC1_ERROR_INT             39u
#define EDMA3_TC2_ERROR_INT             40u
#define EDMA3_TC3_ERROR_INT             0u
#define EDMA3_TC4_ERROR_INT             0u
#define EDMA3_TC5_ERROR_INT             0u
#define EDMA3_TC6_ERROR_INT             0u
#define EDMA3_TC7_ERROR_INT             0u

/**
 * EDMA3 interrupts (transfer completion, CC error etc.) correspond to different
 * ECM events (SoC specific). These ECM events come
 * under ECM block XXX (handling those specific ECM events). Normally, block
 * 0 handles events 4-31 (events 0-3 are reserved), block 1 handles events
 * 32-63 and so on. This ECM block XXX (or interrupt selection number XXX)
 * is mapped to a specific HWI_INT YYY in the tcf file.
 * Define EDMA3_HWI_INT to that specific HWI_INT YYY.
 */
#define EDMA3_HWI_INT                    8u

/**
 * \brief Mapping of DMA channels 0-31 to Hardware Events from
 * various peripherals, which use EDMA for data transfer.
 * All channels need not be mapped, some can be free also.
 * 1: Mapped
 * 0: Not mapped
 *
 * This mapping will be used to allocate DMA channels when user passes
 * EDMA3_DRV_DMA_CHANNEL_ANY as dma channel id (for eg to do memory-to-memory
 * copy). The same mapping is used to allocate the TCC when user passes
 * EDMA3_DRV_TCC_ANY as tcc id (for eg to do memory-to-memory copy).
 */
#define EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_0    0x33FFFFFFCu

```

```

/**
 * \brief Mapping of DMA channels 32-63 to Hardware Events from
 * various peripherals, which use EDMA for data transfer.
 * All channels need not be mapped, some can be free also.
 * 1: Mapped
 * 0: Not mapped
 *
 * This mapping will be used to allocate DMA channels when user passes
 * EDMA3_DRV_DMA_CHANNEL_ANY as dma channel id (for eg to do memory-to-memory
 * copy). The same mapping is used to allocate the TCC when user passes
 * EDMA3_DRV_TCC_ANY as tcc id (for eg to do memory-to-memory copy).
 *
 * To allocate more DMA channels or TCCs, one has to modify the event mapping.
 */
#define EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_1      0x007F7FFFu

/* Variable which will be used internally for referring number of Event Queues. */
unsigned int numEdma3EvtQue = EDMA3_NUM_EVTQUE;

/* Variable which will be used internally for referring number of TCs. */
unsigned int numEdma3Tc = EDMA3_NUM_TC;

/**
 * Variable which will be used internally for referring transfer completion
 * interrupt.
 */
unsigned int ccXferCompInt = EDMA3_CC_XFER_COMPLETION_INT;

/**
 * Variable which will be used internally for referring channel controller's
 * error interrupt.
 */
unsigned int ccErrorInt = EDMA3_CC_ERROR_INT;

/**
 * Variable which will be used internally for referring transfer controllers'
 * error interrupts.
 */
unsigned int tcErrorInt[8] = {
    EDMA3_TC0_ERROR_INT, EDMA3_TC1_ERROR_INT,
    EDMA3_TC2_ERROR_INT, EDMA3_TC3_ERROR_INT,
    EDMA3_TC4_ERROR_INT, EDMA3_TC5_ERROR_INT,
    EDMA3_TC6_ERROR_INT, EDMA3_TC7_ERROR_INT
};

/**
 * Variable which will be used internally for referring the hardware interrupt
 * for various EDMA3 interrupts.
 */
unsigned int hwInt = EDMA3_HWI_INT;

/* Driver Object Initialization Configuration */
EDMA3_DRV_GblConfigParams sampleEdma3GblCfgParams =
{
    /** Total number of DMA Channels supported by the EDMA3 Controller */
    64u,
    /** Total number of QDMA Channels supported by the EDMA3 Controller */
    8u,
    /** Total number of TCCs supported by the EDMA3 Controller */
    64u,
    /** Total number of PaRAM Sets supported by the EDMA3 Controller */
    128u,
    /** Total number of Event Queues in the EDMA3 Controller */
    3u,

```

```

/** Total number of Transfer Controllers (TCs) in the EDMA3 Controller */
3u,
/** Number of Regions on this EDMA3 controller */
4u,
/**
 * \brief Channel mapping existence
 * A value of 0 (No channel mapping) implies that there is fixed association
 * for a channel number to a parameter entry number or, in other words,
 * PaRAM entry n corresponds to channel n.
 */
0u,
/** Existence of memory protection feature */
0u,
/** Global Register Region of CC Registers */
(void *)0x01C0000u,
/** Transfer Controller (TC) Registers */
{
    (void *)0x01C1000u,
    (void *)0x01C1040u,
    (void *)0x01C1080u,
    (void *)NULL,
    (void *)NULL,
    (void *)NULL,
    (void *)NULL,
    (void *)NULL,
    (void *)NULL
},
/** Interrupt no. for Transfer Completion */
EDMA3_CC_XFER_COMPLETION_INT,
/** Interrupt no. for CC Error */
EDMA3_CC_ERROR_INT,
/** Interrupt no. for TCs Error */
{
    EDMA3_TC0_ERROR_INT,
    EDMA3_TC1_ERROR_INT,
    EDMA3_TC2_ERROR_INT,
    EDMA3_TC3_ERROR_INT,
    EDMA3_TC4_ERROR_INT,
    EDMA3_TC5_ERROR_INT,
    EDMA3_TC6_ERROR_INT,
    EDMA3_TC7_ERROR_INT
},
/**
 * \brief EDMA3 TC priority setting
 *
 * User can program the priority of the Event Queues
 * at a system-wide level. This means that the user can set the
 * priority of an IO initiated by either of the TCs (Transfer Controllers)
 * relative to IO initiated by the other bus masters on the
 * device (ARM, DSP, USB, etc)
 */
{
    0u,
    1u,
    2u,
    0u,
    0u,
    0u,
    0u,
    0u
},
/**
 * \brief To Configure the Threshold level of number of events that can be queued up in the Event queues.
 * EDMA3CC error register (CCERR) will indicate whether or not at any instant of time the number of events queued
 * up in any of the event queues exceeds or equals the threshold/watermark value that is set in the queue
 * watermark threshold register (QWMTHRA).
 */

```

```

    {
    16u,
    16u,
    16u,
    0u,
    0u,
    0u,
    0u,
    0u,
    0u,
    },
/**
 * \brief To Configure the Default Burst Size (DBS) of TCs.
 * An optimally-sized command is defined by the transfer controller
 * default burst size (DBS). Different TCs can have different
 * DBS values. It is defined in Bytes.
 */
    {
    16u,
    32u,
    64u,
    0u,
    0u,
    0u,
    0u,
    0u,
    },
/**
 * \brief Mapping from each DMA channel to a Parameter RAM set,
 * if it exists, otherwise of no use.
 */
    {
    0u, 1u, 2u, 3u, 4u, 5u, 6u, 7u,
    8u, 9u, 10u, 11u, 12u, 13u, 14u, 15u,
    16u, 17u, 18u, 19u, 20u, 21u, 22u, 23u,
    24u, 25u, 26u, 27u, 28u, 29u, 30u, 31u,
    32u, 33u, 34u, 35u, 36u, 37u, 38u, 39u,
    40u, 41u, 42u, 43u, 44u, 45u, 46u, 47u,
    48u, 49u, 50u, 51u, 52u, 53u, 54u, 55u,
    56u, 57u, 58u, 59u, 60u, 61u, 62u, 63u
    },
/**
 * \brief Mapping from each DMA channel to a TCC. This specific
 * TCC code will be returned when the transfer is completed
 * on the mapped channel.
 */
    {
    EDMA3_DRV_CH_NO_TCC_MAP, EDMA3_DRV_CH_NO_TCC_MAP, 2u, 3u,
    4u, 5u, 6u, 7u,
    8u, 9u, 10u, 11u,
    12u, 13u, 14u, 15u,
    16u, 17u, 18u, 19u,
    20u, 21u, 22u, 23u,
    24u, 25u, EDMA3_DRV_CH_NO_TCC_MAP, EDMA3_DRV_CH_NO_TCC_MAP,
    28u, 29u, EDMA3_DRV_CH_NO_TCC_MAP, EDMA3_DRV_CH_NO_TCC_MAP,
    EDMA3_DRV_CH_NO_TCC_MAP, EDMA3_DRV_CH_NO_TCC_MAP,
    EDMA3_DRV_CH_NO_TCC_MAP, EDMA3_DRV_CH_NO_TCC_MAP,
    36u, 37u, 38u, 39u,
    40u, 41u, 42u, 43u,
    44u, 45u, 46u, EDMA3_DRV_CH_NO_TCC_MAP,
    48u, 49u, 50u, 51u,
    52u, 53u, 54u, EDMA3_DRV_CH_NO_TCC_MAP,
    EDMA3_DRV_CH_NO_TCC_MAP, EDMA3_DRV_CH_NO_TCC_MAP,
    EDMA3_DRV_CH_NO_TCC_MAP, EDMA3_DRV_CH_NO_TCC_MAP,
    EDMA3_DRV_CH_NO_TCC_MAP, EDMA3_DRV_CH_NO_TCC_MAP,
    EDMA3_DRV_CH_NO_TCC_MAP, EDMA3_DRV_CH_NO_TCC_MAP
    },

```



```
/**
 * \brief Mapping of DMA channels to Hardware Events from
 * various peripherals, which use EDMA for data transfer.
 * All channels need not be mapped, some can be free also.
 */
{
    EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_0,
    EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_1
}
};

/* Driver Instance Initialization Configuration */
EDMA3_DRV_InstanceInitConfig sampleInstInitConfig =
{
    /* Resources owned by Region 1 */
    /* ownPaRAMSets */
    {0xFFFFFFFFu, 0xFFFFFFFFu, 0x00000FFFu, 0x0u,
    0x0u, 0x0u, 0x0u, 0x0u,
    0x0u, 0x0u, 0x0u, 0x0u,
    0x0u, 0x0u, 0x0u, 0x0u},

    /* ownDmaChannels */
    {0xFFFFFFFFu, 0xFFFFFFFFu},

    /* ownQdmaChannels */
    {0x00000080u},

    /* ownTccs */
    {0xFFFFFFFFu, 0xFFFFFFFFu},

    /* Resources reserved by Region 1 */
    /* resvdPaRAMSets */
    {EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_0,
    EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_1,
    0x0u, 0x0u, 0x0u, 0x0u, 0x0u, 0x0u,
    0x0u, 0x0u, 0x0u, 0x0u, 0x0u, 0x0u, 0x0u, 0x0u},

    /* resvdDmaChannels */
    {EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_0,
    EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_1},

    /* resvdQdmaChannels */
    {0x0u},

    /* resvdTccs */
    {EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_0,
    EDMA3_DMA_CHANNEL_TO_EVENT_MAPPING_1}
};

/* End of File */
```

```

/** File:  bios_edma3_drv_sample.h
 *
 *          Header file for the sample application of the EDMA3 Driver.
 */

#include <stdio.h>
/* Include EDMA3 Driver */
#include <ti/sdo/edma3/drv/edma3_drv.h>

/* To enable debug traces in the EDMA3 sample app */
#define EDMA3_DEBUG_PRINT
#define EDMA3_DEBUG_PRINTF    printf
/* To include linking or chaining test case. */
#define QDMA_TEST_WITH_LINKING    (1u)
/* #undef QDMA_TEST_WITH_LINKING */
#define EDMA3_TEST_WITH_CHAINING    (1u)
/* #undef EDMA3_TEST_WITH_CHAINING */
/* To include Poll mode tests */
#define EDMA3_POLL_MODE_TEST    (1u)
/* #undef EDMA3_POLL_MODE_TEST */
/* To include ping-pong buffer tests */
#define EDMA3_PING_PONG_TEST    (1u)
/* #undef EDMA3_PING_PONG_TEST */

/**
 * Buffers (src and dest) are needed for mem-2-mem data transfers.
 * This define is for the MAXIMUM size and hence the maximum data
 * which could be transferred using the sample test cases below.
 */
#define MAX_BUFFER_SIZE    (512u*32u*8u)

/**
 * Cache line size on the underlying SoC. It needs to be modified
 * for different cache line sizes, if the Cache is Enabled.
 */
#define EDMA3_CACHE_LINE_SIZE_IN_BYTES    (128u)

/* To enable/disable the cache */
#define EDMA3_ENABLE_DCACHE    (1u)

/* OPT Field specific defines */
#define OPT_SYNCDIM_SHIFT    (0x00000002u)
#define OPT_TCC_MASK    (0x0003F000u)
#define OPT_TCC_SHIFT    (0x0000000Cu)
#define OPT_ITCINTEN_SHIFT    (0x00000015u)
#define OPT_TCINTEN_SHIFT    (0x00000014u)

/* Error returned in case of data mismatch */
#define EDMA3_DATA_MISMATCH_ERROR    (-1)

/* Error returned in case of buffers are not aligned on the cache boundary */
#define EDMA3_NON_ALIGNED_BUFFERS_ERROR    (-2)

/**
 * \brief Semaphore Types
 *
 * Enums for different semaphore types
 */
typedef enum
{
    EDMA3_OS_SEMTYPE_FIFO    = 0,
    EDMA3_OS_SEMTYPE_PRIORITY    = 1
} EDMA3_OS_SemType;

```

```
/**
 * \brief Semaphore Attributes Data Structure
 *
 * Data structure for Semaphore Attributes
 */
typedef struct
{
    EDMA3_OS_SemType    type;
    unsigned int        memSegId;
}EDMA3_OS_SemAttrs;

/**
 * \brief SoC specific TC related information. Specified in the sample
 * configuration file (bios_edma3_sample_cfg.c).
 */
extern unsigned int numEdma3Tc;
extern unsigned int ccXferCompInt;
extern unsigned int ccErrorInt;
extern unsigned int tcErrorInt[8];
extern unsigned int hwInt;

/**
 * \brief  EDMA3 Initialization
 * This function initializes the EDMA3 Driver and registers the interrupt handlers.
 * \return  EDMA3_DRV_SOK if success, else error code
 */
EDMA3_DRV_Result edma3init (void);

/**
 * \brief  EDMA3 De-initialization
 * This function removes the EDMA3 RM Instance and unregisters the
 * interrupt handlers. It also deletes the RM Object.
 * \return  EDMA3_DRV_SOK if success, else error code
 */
EDMA3_DRV_Result edma3deinit (void);

/**
 * \brief  EDMA3 Cache Invalidate
 *
 * This function invalidates the D cache.
 *
 * \param  mem_start_ptr [IN]    Starting adress of memory.
 *          Please note that this should be
 *          aligned according to the cache line size.
 * \param  num_bytes [IN]    length of buffer
 * \return  EDMA3_DRV_SOK if success, else error code in case of error
 *          or non-alignment of buffers.
 *
 * Note: This function is required if the buffer is in DDR.
 * For other cases, where buffer is NOT in DDR, user
 * may or may not require the below implementation and
 * should modify it according to her need.
 */
EDMA3_DRV_Result Edma3_CacheInvalidate(unsigned int mem_start_ptr,
                                         unsigned int num_bytes);
```

```

/**
 * \brief EDMA3 Cache Flush
 *
 * This function flushes (cleans) the Cache
 *
 * \param mem_start_ptr [IN] Starting adress of memory.
 * Please note that this should be
 * aligned according to the cache line size.
 * \param num_bytes [IN] length of buffer
 * \return EDMA3_DRV_SOK if success, else error code in case of error
 * or non-alignment of buffers.
 *
 * Note: This function is required if the buffer is in DDR.
 * For other cases, where buffer is NOT in DDR, user
 * may or may not require the below implementation and
 * should modify it according to her need.
 */
EDMA3_DRV_Result Edma3_CacheFlush(unsigned int mem_start_ptr,
                                   unsigned int num_bytes);

/**
 * Counting Semaphore related functions (OS dependent) should be
 * called/implemented by the application. A handle to the semaphore
 * is required while opening the driver/resource manager instance.
 */

/**
 * \brief EDMA3 OS Semaphore Create
 *
 * This function creates a counting semaphore with specified
 * attributes and initial value. It should be used to create a semaphore
 * with initial value as '1'. The semaphore is then passed by the user
 * to the EDMA3 driver/RM for proper sharing of resources.
 * \param initVal [IN] is initial value for semaphore
 * \param attrs [IN] is the semaphore attributes ex: Fifo type
 * \param hSem [OUT] is location to recieve the handle to just created
 * semaphore
 * \return EDMA3_DRV_SOK if succesful, else a suitable error code.
 */
EDMA3_DRV_Result edma3OsSemCreate(int initVal,
                                   const EDMA3_OS_SemAttrs *attrs,
                                   EDMA3_OS_Sem_Handle *hSem);

/**
 * \brief EDMA3 OS Semaphore Delete
 *
 * This function deletes or removes the specified semaphore
 * from the system. Associated dynamically allocated memory
 * if any is also freed up.
 * \warning OsSEM services run in client context and not in a thread
 * of their own. If there exist threads pended on a semaphore
 * that is being deleted, results are undefined.
 * \param hSem [IN] handle to the semaphore to be deleted
 * \return EDMA3_DRV_SOK if succesful else a suitable error code
 */
EDMA3_DRV_Result edma3OsSemDelete(EDMA3_OS_Sem_Handle hSem);

```

/* Below is the sample code which show how to define the OS dependent critical section handling routines. These functions should be mandatorily defined by the user. */

```

#include <ecm.h>
#include <bcache.h>
#include <hwi.h>
#include <tsk.h>
#include <clk.h>
#include <sem.h>

#include <ti/sdo/edma3/drv/sample/bios_edma3_drv_sample.h>

#define EDMA3_CACHE_WAIT      (1u)

/** Entry to critical section */
void edma3OsProtectEntry (int level, unsigned int *intState)
{
    if (((level == EDMA3_OS_PROTECT_INTERRUPT) || (level == EDMA3_OS_PROTECT_INTERRUPT_TC_ERROR))
        && (intState == NULL)) {
        return;
    } else {
        switch (level)
        {
            case EDMA3_OS_PROTECT_INTERRUPT :
                *intState = HWI_disable();
                break;
            case EDMA3_OS_PROTECT_SCHEDULER :
                TSK_disable();
                break;
            case EDMA3_OS_PROTECT_INTERRUPT_XFER_COMPLETION :
                ECM_disableEvent (ccXferCompInt);
                break;
            case EDMA3_OS_PROTECT_INTERRUPT_CC_ERROR :
                ECM_disableEvent (ccErrorInt);
                break;
            case EDMA3_OS_PROTECT_INTERRUPT_TC_ERROR :
                switch (*intState)
                {
                    case 0:
                    case 1:
                    case 2:
                    case 3:
                    case 4:
                    case 5:
                    case 6:
                    case 7:
                        ECM_disableEvent (tcErrorInt[*intState]);
                        break;
                    default:
                        break;
                }
                break;
            default:
                break;
        }
    }
}

```

```
/** Exit from critical section */  
  
void edma3OsProtectExit (int level, unsigned int intState)  
{  
    switch (level)  
    {  
        case EDMA3_OS_PROTECT_INTERRUPT :  
            HWI_restore (intState);  
            break;  
  
        case EDMA3_OS_PROTECT_SCHEDULER :  
            TSK_enable();  
            break;  
  
        case EDMA3_OS_PROTECT_INTERRUPT_XFER_COMPLETION :  
            ECM_enableEvent (ccXferCompInt);  
            break;  
  
        case EDMA3_OS_PROTECT_INTERRUPT_CC_ERROR :  
            ECM_enableEvent (ccErrorInt);  
            break;  
  
        case EDMA3_OS_PROTECT_INTERRUPT_TC_ERROR :  
            switch (intState)  
            {  
                case 0:  
                case 1:  
                case 2:  
                case 3:  
                case 4:  
                case 5:  
                case 6:  
                case 7:  
                    ECM_enableEvent (tcErrorInt[intState]);  
                    break;  
  
                default:  
                    break;  
            }  
  
            break;  
  
        default:  
            break;  
    }  
}  
  
/* Function to wait for OS Ticks */  
void edma3OsWaitMsecs(unsigned int mSecs)  
{  
    unsigned int ticksForSleeping = ((CLK_countspsms() / CLK_getprd()) * mSecs);  
    TSK_sleep(ticksForSleeping);  
}
```

```

/**
 * \brief  EDMA3 Cache Invalidate
 *
 * This function invalidates the D cache.
 *
 * \param mem_start_ptr [IN]    Starting adress of memory. Please note that this should be aligned according
 * to the cache line size.
 * \param num_bytes [IN]       length of buffer
 * \return EDMA3_DRV_SOK if success, else error code in case of error or non-alignment of buffers.
 *
 * Note: This function is required if the buffer is in DDR. For other cases, where buffer is NOT in DDR, user may
 * or may not require the below implementation and should modify it according to her need.
 */
EDMA3_DRV_Result Edma3_CacheInvalidate(unsigned int mem_start_ptr,
                                       unsigned int num_bytes)
{
    EDMA3_DRV_Result cacheInvResult = EDMA3_DRV_SOK;

    /* Verify whether the start address is cache aligned or not */
    if((mem_start_ptr & (EDMA3_CACHE_LINE_SIZE_IN_BYTES-1u)) != 0)
    {
#ifdef EDMA3_DRV_DEBUG
        EDMA3_DRV_PRINTF("\r\n Cache : Memory is not %d bytes alinged\r\n",
            EDMA3_CACHE_LINE_SIZE_IN_BYTES);
#endif
        cacheInvResult = EDMA3_NON_ALIGNED_BUFFERS_ERROR;
    }
    else
    {
        BCACHE_inv((void *)mem_start_ptr, num_bytes, EDMA3_CACHE_WAIT);
    }
    return cacheInvResult;
}

/**
 * \brief  EDMA3 Cache Flush
 *
 * This function flushes (cleans) the Cache
 *
 * \param mem_start_ptr [IN]    Starting adress of memory. Please note that this should be aligned according
 * to the cache line size.
 * \param num_bytes [IN]       length of buffer
 * \return EDMA3_DRV_SOK if success, else error code in case of error or non-alignment of buffers.
 *
 * Note: This function is required if the buffer is in DDR. For other cases, where buffer is NOT in DDR, user may
 * or may not require the below implementation and should modify it according to her need.
 */
EDMA3_DRV_Result Edma3_CacheFlush(unsigned int mem_start_ptr,
                                   unsigned int num_bytes)
{
    EDMA3_DRV_Result cacheFlushResult = EDMA3_DRV_SOK;

    /* Verify whether the start address is cache aligned or not */
    if((mem_start_ptr & (EDMA3_CACHE_LINE_SIZE_IN_BYTES-1u)) != 0)
    {
#ifdef EDMA3_DRV_DEBUG
        EDMA3_DRV_PRINTF("\r\n Cache : Memory is not %d bytes alinged\r\n",
            EDMA3_CACHE_LINE_SIZE_IN_BYTES);
#endif
        cacheFlushResult = EDMA3_NON_ALIGNED_BUFFERS_ERROR;
    }
    else
    {
        BCACHE_wb ((void *)mem_start_ptr, num_bytes, EDMA3_CACHE_WAIT);
    }
    return cacheFlushResult;
}

```

/* Below is the sample code demonstrating how to create and delete a semaphore with a specific initial value. It also shows how to acquire and later release a semaphore. */

```
#include <sem.h>
```

```
/* Function to create OS Semaphore */
```

```
EDMA3_DRV_Result edma3OsSemCreate(int initVal,  
                                   const EDMA3_OS_SemAttrs *attrs,  
                                   EDMA3_OS_Sem_Handle *hSem)  
{  
    EDMA3_DRV_Result semCreateResult = EDMA3_DRV_SOK;  
  
    if(NULL == hSem)  
    {  
        semCreateResult = EDMA3_DRV_E_INVALID_PARAM;  
    }  
    else  
    {  
        *hSem = (EDMA3_OS_Sem_Handle)SEM_create(initVal, (SEM_Attrs*)attrs);  
        if ( (*hSem) == NULL )  
        {  
            semCreateResult = EDMA3_DRV_E_SEMAPHORE;  
        }  
    }  
  
    return semCreateResult;  
}
```

```
/* Function to delete OS Semaphore */
```

```
EDMA3_DRV_Result edma3OsSemDelete (EDMA3_OS_Sem_Handle hSem)  
{  
    EDMA3_DRV_Result semDeleteResult = EDMA3_DRV_SOK;  
  
    if(NULL == hSem)  
    {  
        semDeleteResult = EDMA3_DRV_E_INVALID_PARAM;  
    }  
    else  
    {  
        SEM_delete(hSem);  
    }  
  
    return semDeleteResult;  
}
```



```
/* Function to take OS Semaphore */
```

```
EDMA3_DRV_Result edma3OsSemTake(EDMA3_OS_Sem_Handle hSem, int mSecTimeout)
{
    EDMA3_DRV_Result semTakeResult = EDMA3_DRV_SOK;
    unsigned short semPendResult;

    if(NULL == hSem)
    {
        semTakeResult = EDMA3_DRV_E_INVALID_PARAM;
    }
    else
    {
        if (TSK_self() != (TSK_Handle)&KNL_dummy)
        {
            semPendResult = SEM_pend(hSem, mSecTimeout);
            if (semPendResult == FALSE)
            {
                semTakeResult = EDMA3_DRV_E_SEMAPHORE;
            }
        }
    }

    return semTakeResult;
}
```

```
/* Function to give OS Semaphore */
```

```
EDMA3_DRV_Result edma3OsSemGive(EDMA3_OS_Sem_Handle hSem)
{
    EDMA3_DRV_Result semGiveResult = EDMA3_DRV_SOK;

    if(NULL == hSem)
    {
        semGiveResult = EDMA3_DRV_E_INVALID_PARAM;
    }
    else
    {
        if (TSK_self() != (TSK_Handle)&KNL_dummy)
        {
            SEM_post(hSem);
        }
    }

    return semGiveResult;
}
```

/* Below is the sample code demonstrating how to register/un-register the various interrupt handlers with the underlying OS. Here, application is registering interrupt handlers with the DSP/BIOS OS. */

```
#include <ecm.h>
#include <hwi.h>
#include <ti/sdo/edma3/drv/sample/bios_edma3_drv_sample.h>

/** @brief To enable the HWI event corresponding to the EDMA3 ECM events */
#define EDMA3_HWI_BITMASK          (1u << hwInt)

/** @brief EDMA3 Driver Handle, used to call all the Driver APIs */
EDMA3_DRV_Handle hEdma = NULL;

/** @brief EDMA3 Driver Instance specific Semaphore handle */
static EDMA3_OS_Sem_Handle semHandle = NULL;

/**
 * EDMA3 TC ISRs which need to be registered with the underlying OS by the user
 * (Not all TC error ISRs need to be registered, register only for the
 * available Transfer Controllers).
 */
void (*ptrEdma3TcIsrHandler[EDMA3_MAX_TC])(unsigned int arg) =
    {
        &lisrEdma3TC0ErrHandler0,
        &lisrEdma3TC1ErrHandler0,
        &lisrEdma3TC2ErrHandler0,
        &lisrEdma3TC3ErrHandler0,
        &lisrEdma3TC4ErrHandler0,
        &lisrEdma3TC5ErrHandler0,
        &lisrEdma3TC6ErrHandler0,
        &lisrEdma3TC7ErrHandler0,
    };

/** To Register the ISRs with the underlying OS, if required. */
static void registerEdma3Interrupts(void)
{
    unsigned int intState;
    ECM_Attrs ecmattrs = ECM_ATTRS;
    unsigned int numTc = 0;

    /* Disabling the global interrupts */
    intState = HWI_disable();

    /* Enable the Xfer Completion Event Interrupt */
    ecmattrs.unmask = 1u;
    ECM_dispatchPlug(ccXferCompInt, (ECM_Fxn)&lisrEdma3ComplHandler0,
        &ecmattrs);
    ECM_enableEvent(ccXferCompInt);

    /* Enable the CC Error Event Interrupt */
    ecmattrs.unmask = 1u;
    ECM_dispatchPlug(ccErrorInt, (ECM_Fxn)&lisrEdma3CCErrHandler0, &ecmattrs);
    ECM_enableEvent(ccErrorInt);
}
```

```

/* Enable the TC Error Event Interrupt, according to the number of TCs. */
while (numTc < numEdma3Tc)
{
    ecmattrs.unmask = 1u;
    ECM_dispatchPlug (tcErrorInt[numTc],
                    (ECM_Fxn)(ptrEdma3TcIsrHandler[numTc]),
                    &ecmattrs);
    ECM_enableEvent(tcErrorInt[numTc]);
    numTc++;
}

/**
 * Enabling the HWI_ID.
 * EDMA3 interrupts (transfer completion, CC error etc.) correspond to different ECM events (SoC specific).
 * These ECM events come under ECM block XXX (handling those specific ECM events). Normally, block 0
 * handles events 4-31 (events 0-3 are reserved), block 1 handles events 32-63 and so on. This ECM block
 * XXX (or interrupt selection number XXX) is mapped to a specific HWI_INT YYY in the tcf file.
 * So to enable this mapped HWI_INT YYY, one should use the corresponding bitmask in the
 * API C64_enableIER (), in which the YYY bit is SET.
 */
C64_enableIER (EDMA3_HWI_BITMASK);

/* Restore interrupts */
HWI_restore(intState);
}

/** To Unregister the ISRs with the underlying OS, if previously registered. */
static void unregisterEdma3Interrupts(void)
{
    unsigned int intState;
    unsigned int numTc = 0;

    /* Disabling the global interrupts */
    intState = HWI_disable();

    /* Disable the Xfer Completion Event Interrupt */
    ECM_disableEvent(ccXferCompInt);

    /* Disable the CC Error Event Interrupt */
    ECM_disableEvent(ccErrorInt);

    /* Enable the TC Error Event Interrupt, according to the number of TCs. */
    while (numTc < numEdma3Tc)
    {
        ECM_disableEvent(tcErrorInt[numTc]);
        numTc++;
    }

    /* Restore interrupts */
    HWI_restore(intState);
}

```