1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
32
33 34 35 36
37
38 /*!
39 * ======== TMS320CDRA447 ========
40 * The DRA447 device data sheet module.
41 *
42 * This module implements the xdc.platform.ICpuDataSheet interface and is
43 * used by platforms to obtain "data sheet" information about this device.
44 */
45 metaonly module TMS320CDRA447 inherits ITMS320CDRA44x
46 {
47
48 override config long cacheSizeL2[string] = [
49 ["0k", 0x00000],
50 ["32k", 0x08000],
51 ["64k", 0x10000],
52 ["128k", 0x20000]
53 ];
54
55 override readonly config ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] = [
56 ['l1PMode',{desc:"L1P Cache",
57 base: 0x11E08000,
58 map : [["0k",0x0000],
59 ["4k",0x1000],
60 ["8k",0x2000],
61 ["16k",0x4000],
62 ["32k",0x8000]],
63 defaultValue: "32k",
64 memorySection: "L1PSRAM"}],
65
66 ['l1DMode',{desc:"L1D Cache",
67 base: 0x11F04000,
68 map : [["0k",0x0000],
69 ["4k",0x1000],
70 ["8k",0x2000],
71 ["16k",0x4000],
72 ["32k",0x8000]],
73 defaultValue: "32k",
74 memorySection: "L1DSRAM"}],
75
76 ['l2Mode',{desc:"L2 Cache",
77 base: 0x11800000,
78 map : [["0k",0x0000],
79 ["32k",0x8000],
80 ["64k",0x10000],
81 ],
82 defaultValue: "0k",
83 memorySection: "IRAM"}],
84
85 ];
86
87 instance:
88
89 /*!
90 * ======== memMap ========
91 * The default memory map for this device
92 */
93 override config xdc.platform.IPlatform.Memory memMap[string] = [
94 ["IRAM", {
95 comment: "Internal 128KB UMAP0 memory",
96 name: "IRAM",
97 base: 0x11800000,
98 len: 0x00020000,
99 space: "code/data",
100 access: "RWX"
101 }],
102
103 ["L1PSRAM", {
104 comment: "Internal 32KB RAM/CACHE L1 program memory",
105 name: "L1PSRAM",
106 base: 0x11E08000,
107 len: 0x00008000,
108 space: "code",
109 access: "RWX"
110 }],
111
112 ["L1DSRAM", {
113 comment: "Internal 80KB RAM/CACHE L1 data memory",
114 name: "L1DSRAM",
115 base: 0x11F04000,
116 len: 0x00014000,
117 space: "data",
118 access: "RW"
119 }],
120
121 ["ARM_RAM", {
122 comment: "Internal ARM RAM memory",
123 name: "ARM_RAM",
124 base: 0x10008000,
125 len: 0x00004000,
126 space: "data",
127 access: "RW"
128 }],
129 ];
130
131 };