1 /*
2 * Copyright (c) 2016, Texas Instruments Incorporated
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 *
9 * * Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 *
12 * * Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 *
16 * * Neither the name of Texas Instruments Incorporated nor the names of
17 * its contributors may be used to endorse or promote products derived
18 * from this software without specific prior written permission.
19 *
20 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
22 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
23 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
24 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
25 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
26 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
27 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
28 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
29 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
30 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31 */
32
33 /*
34 * ======== ITMS320CTCI6486.xdc ========
35 *
36 */
37
38 /*!
39 * ======== ITMS320CTCI6486 ========
40 * An interface implemented by TCI6486 like devices
41 *
42 */
43 metaonly interface ITMS320CTCI6486 inherits ti.catalog.ICpuDataSheet
44 {
45 config long cacheSizeL1[string] = [
46 ["0k", 0x0000],
47 ["4k", 0x1000],
48 ["8k", 0x2000],
49 ["16k", 0x4000],
50 ["32k", 0x8000],
51 ];
52
53 config long cacheSizeL2[string] = [
54 ["0k", 0x00000],
55 ["32k", 0x08000],
56 ["64k", 0x10000],
57 ["128k", 0x20000],
58 ["256k", 0x40000]
59 ];
60
61 readonly config ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] =
62
63 [
64 ['l1PMode',{desc:"L1P Cache",
65 base:0xE00000,
66 map : [["0k",0x0000],
67 ["4k",0x1000],
68 ["8k",0x2000],
69 ["16k",0x4000],
70 ["32k",0x8000]],
71 defaultValue: "32k",
72 memorySection: "L1PSRAM"}],
73
74 ['l1DMode',{desc:"L1D Cache",
75 base:0xF00000,
76 map : [["0k",0x0000],
77 ["4k",0x1000],
78 ["8k",0x2000],
79 ["16k",0x4000],
80 ["32k",0x8000]],
81 defaultValue: "32k",
82 memorySection: "L1DSRAM"}],
83
84 ['l2Mode',{desc:"L2 Cache",
85 base:0x00800000,
86 map : [["0k",0x0000],
87 ["32k",0x8000],
88 ["64k",0x10000],
89 ["128k",0x20000],
90 ["256k",0x40000]],
91 defaultValue: "0k",
92 memorySection: "LL2RAM"}],
93
94 ];
95
96 instance:
97
98 override config string cpuCore = "64x+";
99 override config string isa="64P";
100 override config string cpuCoreRevision = "1.0";
101
102 override config int minProgUnitSize = 1;
103 override config int minDataUnitSize = 1;
104 override config int dataWordSize = 4;
105
106 /*!
107 * ======== memMap ========
108 * The default memory map for this device
109 */
110 config xdc.platform.IPlatform.Memory memMap[string] = [
111 ["LL2RAM", {
112 comment: "608K Local L2 RAM/CACHE memory",
113 name: "LL2RAM",
114 base: 0x00800000,
115 len: 0x00098000,
116 space: "code/data",
117 access: "RWX"
118 }],
119
120 ["L1PSRAM", {
121 comment: "Internal 32KB RAM/CACHE L1 program memory",
122 name: "L1PSRAM",
123 base: 0xE00000,
124 len: 0x008000,
125 space: "code",
126 access: "RWX"
127 }],
128
129 ["L1DSRAM", {
130 comment: "Internal 32KB RAM/CACHE L1 data memory",
131 name: "L1DSRAM",
132 base: 0xF00000,
133 len: 0x008000,
134 space: "data",
135 access: "RW"
136 }],
137
138 ["SL2RAM", {
139 comment: "768K Shared L2 RAM memory",
140 name: "SL2RAM",
141 base: 0x00200000,
142 len: 0x000C0000,
143 space: "code/data",
144 access: "RWX"
145 }],
146 ];
147 };