

- eXpressDSP<sup>™</sup> Digital Media (XDM IVIDDEC1.2 Compliant)
- Up to level 5 features of the High Profile (HP) supported
- Validated on the TMS320C6678 EVM
- Progressive, interlaced, Picture Adaptive Frame Field (PicAFF) and Macro-block Adaptive Frame Field (MBAFF) type picture decoding supported
- Multiple slices and multiple reference frames supported
- CAVLC and CABAC decoding supported
- All intra-prediction and inter-prediction modes supported
- Up to 16 MV per MB supported
- Frame based decoding supported
- Picture width greater than 32 pixels supported
- Tested for compliance with JM version 16.1 reference decoder

- Long term reference frame and Adaptive reference picture marking supported
- Reference picture list reordering supported
- PCM Macroblock decoding supported
- Gaps in frame number supported
- Error resiliency and concealment supported
- SEI and VUI parsing supported
- Supports ELF ABI format.
- Supports "ecpy" for EDMA and "IRES" interface.

## DESCRIPTION

H.264 is a popular video coding algorithm enabling high quality multimedia services on a limited bandwidth network. H264 is validated on TMS320C6678 EVM with Code Composer Studio version 5.2.1.00018 and code generation tools version 7.4.0.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



to change or discontinue these products without notice.



# **Summary of performance**

 Table 1.
 Configuration Table

CONFIGURATION	ID
Baseline Profile up to Level 1, single core	H264_DEC_1Core_L1
Baseline Profile up to Level 2, single core	H264_DEC_1Core_L2
Baseline Profile up to Level 3, single core	H264_DEC_1Core_L3
Baseline Profile up to Level 4, single core	H264_DEC_1Core_L4
Baseline Profile up to Level 5, single core	H264_DEC_1Core_L5
Baseline   Main   High Profiles, up to Level 3, two DSP cores	H264_DEC_2Core_L3
Baseline   Main   High Profiles, up to Level 4, two DSP cores	H264_DEC_2Core_L4
Baseline   Main   High Profiles, up to Level 5, two DSP cores	H264_DEC_2Core_L5

Table 2. Cycles Information – Profiled on TMS320C6678 EVM with Code Generation Tools Version 7.4.0

CONFIGURATION	PERFORMANCE STATISTICS (IN MEGA CYCLES PER SECOND) 1		
	TEST DESCRIPTION	AVERAGE <sup>2</sup>	PEAK <sup>3</sup>
H264_DEC_1Core_L1	174x144_mobile_IPP_CAVLC_16mv _512kbps.264	35	44
H264_DEC_1Core_L2	352x288_mobile_IPP_CAVLC_16mv _1Mbps.264	101	117
H264_DEC_1Core_L3	D1p720x480_parkrun_420p_IPP_CA VLC_16mv_Progr_4Mbps(BP stream)	302	330
	football_704x480_IBBP_CABAC_16 mv_Intlcd_4Mbps (MP Stream)	497	745
	football_704x480_IBBP_CABAC_16 mv_Intlcd_4Mbps_hp (HP Stream)	518	718
H264_DEC_1Core_L4	-	-	-





# SPRS780A--January 2013

H264_DEC_1Core_L5	-		-	-
720p_parkrun_420p_ CABAC_16mv_Progr		Core 1	698	849
11204_DEG_2C016_L4	ps (HP Stream)	Core 2	698	849

<sup>&</sup>lt;sup>1</sup>Program placed in external memory and in MSMCSRAM, I/O buffers in external memory, stack in L2SRAM, 32-KB L1P Cache, 32-KB L1D Cache, 64-KB L2 Cache, DDR speed at 666.7 MHz, and DSP at 1 GHz. Core 1 is the master core and Core 2 is the slave core.

Table 3. Memory Statistics - Generated with Code Generation Tools Version 7.4.0

	MEMORY STATISTICS⁴				
CONFIGURATION ID	PROGRAM DATA MEMORY				
	MEMORY <sup>5</sup>	INTERNAL	EXTERNAL <sup>6</sup>	STACK	TOTAL DATA
H264_DEC_1Core_L1	769.75	95.21	1177.33	24	1296.54
H264_DEC_1Core_L2	769.75	102.04	1928.17	24	2054.41
H264_DEC_1Core_L3	769.75	102.04	4359.81	24	4485.85
H264_DEC_1Core_L4	769.75	109.02	11363.69	24	11496.71
H264_DEC_1Core_L5	769.75	117.07	18729.75	24	18870.82
H264_DEC_2Core_L3	769.75	151.68	4359.81	24	4535.49
H264_DEC_2Core_L4	769.75	162.86	11363.69	24	11550.55
H264_DEC_2Core_L5	769.75	175.78	18729.75	24	18929.53

<sup>&</sup>lt;sup>4</sup>All memory requirements are expressed in kilobytes (1 kilobyte = 1024 bytes) and there could be a variation of around 1-2% in numbers.

Table 4. Internal Data Memory Split-up

CONFIGURATION ID	DATA MEMORY – INTERNAL <sup>7</sup>		
		SHARED	INSTANCE <sup>8</sup>
	CONSTANTS	SCRATCH	INGTANCE



<sup>&</sup>lt;sup>2</sup>Based on average number of cycles per frame @ 30 fps

<sup>&</sup>lt;sup>3</sup>Based on worst case cycles per frame @ 30 fps

<sup>&</sup>lt;sup>5</sup>744.34 KB placed in MSMCSRAM memory and 25.40 KB placed in external memory.

<sup>&</sup>lt;sup>6</sup>Does not include DPB. External memory is the accumulation of external persistent buffers.

Internal Data Memory = Const Memory + Scratch Memory + Persistent Memory for Single Core

Internal Data Memory = Const Memory + (Scratch + Persistent) Memory for Core1 + (Scratch + Persistent) Memory for Core2 for multicore.



## SPRS780A--January 2013

		CORE 1	CORE 2	
H264_DEC_1Core_L1	23.49	62.27	-	9.45
H264_DEC_1Core_L2	23.49	69.09	-	9.46
H264_DEC_1Core_L3	23.49	69.09	-	9.46
H264_DEC_1Core_L4	23.49	76.08		9.45
H264_DEC_1Core_L5	23.49	84.13	·	9.45
H264_DEC_2Core_L3	23.49	69.09	40.20	18.9
H264_DEC_2Core_L4	23.49	76.08	44.39	18.9
H264_DEC_2Core_L5	23.49	84.13	49.26	18.9

Constants are placed in MSMCSRAM and Scratch buffers are placed in L2SRAM. All memory requirements are expressed in kilobytes and there could be a variation of around 1-2% in numbers.

#### notes

- Evaluation version performance values may be higher than the values specified in the performance table
- Display buffer for YUV420 planar format is 4.26MB for 720x480 resolution including the padding samples.
- Input buffer to algorithm is assumed to have at least one encoded frame data. Maximum input buffer size for input bitstream allowed is 6 MB
- The library requests for 256 bytes shared L2SRAM memory region from the framework during runtime for inter-core communication.
- The performances obtained in Table 2 are sensitive to algorithm code placement. Refer the sample linker file provided in the test application setup for algorithm code placement. Some of the code is placed in MSMCSRAM memory, as specified in linker file.



<sup>&</sup>lt;sup>8</sup>I/O buffers not included. Some of the instance memory buffers could be scratch



Table 5. Cache Configuration

	Core 1		Core	2
	Available	Used	Available	Used
L1P	32KB	32 KB	32KB	32 KB
L1D	32KB	32 KB	32KB	32 KB
L2	608KB	64 KB	608KB	64 KB

Table 6. EDMA Configuration

TC Q's	TC 0	TC 1	TC 2	TC 3	Total	Max <sup>9</sup>
Usage			Writes to DDR	Writes to LL2 SRAM	-	-
Priority <sup>10</sup>			2	2	-	-
EDMA channels			3 <sup>11</sup>	3 <sup>12</sup>	6	64
QDMA channels			-	-	0	4
Num PARAMS			42	30	72	256

 $<sup>^9</sup>$ Lesser number corresponds to higher TC priority. Default priority is 2. When different TC's have same priority, the arbitration order is TC0 > TC1 > TC2 > TC3.

#### references

• ISO/IEC 14496-10:2005 (E) Rec. - Information technology – Coding of audio-visual objects – H.264 (E) ITU-T Recommendation.

### glossary

Constants	Elements that go into .const memory section
Scratch	Memory space that can be reused across different instances of the algorithm or across different algorithms
Shared	Sum of Constants and Scratch
Instance	Memory that contains persistent information - allocated for each instance of the algorithm



<sup>&</sup>lt;sup>10</sup>Max corresponds to the maximum number of EDMA channels or maximum number of PARAMS available on the chip. It does NOT indicate the maximum number requested by the codec.

<sup>&</sup>lt;sup>11</sup>2 from master core and 1 from slave core.

<sup>&</sup>lt;sup>12</sup>1from master and 2 from slave.

SPRS780A--January 2013

Level 3.0 Maximum resolution format size 720x576

Application Binary Interface

Common Intermediate Format

CPB Coded Picture Buffer
DMA Direct Memory Access

EDMA Enhanced Direct Memory Access
ELF Executable and Linkable Format

EVM Evaluation Module

QCIF Quarter Common Intermediate Format

DMA Direct Memory Access

SDTV Standard definition television

VGA Video Graphics Array (640x480 resolution)

XDAIS eXpressDSP Algorithm Interface Standard

XDM eXpressDSP Digital Media







#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safetycritical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

**Applications** 

**Products** Audio www.ti.com/audio amplifier.ti.com Amplifiers Data Converters dataconverter.ti.com **DLP®** Products www.dlp.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic <u>logic.ti.com</u> power.ti.com Power Mgmt

defense **Microcontrollers RFID** www.ti-rfid.com OMAP Applications Processors

Wireless Connectivity

microcontroller.ti.com

Automotive & Transportation www.ti.com/automotive
Communications & Telecom www.ti.com/communications Computers & Peripherals www.ti.com/computers Consumer Electronics www.ti.com/consumer-apps Energy and Lighting www.ti.com/energyapps Industrial www.ti.com/industrial Medical www.ti.com/medical Security www.ti.com/security

Space, Avionics & Defense www.ti.com/space-avionics-Video & Imaging www.ti.com/video

www.ti.com/omap TI E2E Community e2e.ti.com

www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright© 2013, Texas Instruments Incorporated

